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SUMMARY 
Data communication is used increasingly in modern society. It is against this background 
that research is conducted worldwide toward the improvement of existing, as well as the 
development of new, improved communication techniques. 
Correlative encoding of data before transmission IS a very frequency-effective 
communication technique. The extent to which any communication technique is used, 
however, is dependent on a wide variety of factors . This study regarding the 
synchronisation of 49QPRS signals was undertaken with this in mind. 
Since digital signal processing (DSP) is used increasingly in modern communication 
systems, both a data transmitter and receiver were implemented by making use of this 
technique. Not only would this result in a system with all the desirable characteristics 
inherent to DSP, but, by making limited changes to the supporting software, the 
evaluation of a wide variety of alternatives became feasible. 
During the study a system making use of a pilot tone at one third the frequency of the 
carrier frequency was developed. The receiver recovers this signal by means of DSP 
techniques and its frequency is tripled. The phase of this recovered signal is cross-
correlated every 650 ~s in time with a locally generated signal of the correct frequency -
and the phase of the locally generated signal is adjusted accordingly. It was found that the 
accuracy and stability of the locally generated signal were such that sufficient 
synchronisation was obtained in this manner. The quality of synchronisation is a function 
of the level of the pilot tone and if this tone should decrease to below a certain value, 
unacceptably large phase adjustments have to be made. This results in a senous 
degradation of the spectral purity of the recovered signal. However, the system as 
described exhibits extremely good noise immunity. 
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During the development of the clock frequency recovery system, a baseband filter with a 
unique frequency response was defined. Making use of this, in conjunction with a limited 
amount of pre-processing, and an absolute value rectifier, recovery of the clock frequency 
becomes possible. In order to limit the amount of processing by the receiver, the baseband 
filter was implemented in its entirety in the transmitter. The recovered signal showed a 
moderate amount of amplitude variation, but an extremely stable synchronising signal 
could be derived from this. 
During the study both levels of synchronisation required by a hypothetical 49QPRS data 
communication system were therefore investigated fully and solutions found. 
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UITTREKSEL 
Datakommunikasie vind steeds toenemende gebruik in die moderne samelewing. Dit is 
teen hierdie agtergrond dat wereldwyd navorsing in die verbetering van bestaande, en die 
ontwikkeling van nuwe kommunikasietegnieke gedoen word. 
Korrelatiewe enkodering van data voor transmissie is 'n besonders frekwensie-effektiewe 
kommunikasietegniek. Die mate waartoe enige kommunikasietegniek aangewend word is 
egter afhanklik van 'n groot verskeidenheid faktore. In die lig hiervan is hierdie studie in 
die sinkronisering van 49QPRS korrelatief ge-enkodeerde seine onderneem. 
Aangesien digitale seinprosessering (DSP) toenemend in moderne komunikasiestelsels 
aangewend word, is beide 'n datasender en -ontvanger m.b.v. hierdie tegniek 
geimplementeer. Nie net sou dit ' n stelsel met al die goeie eienskappe inherent aan DSP 
verseker nie, maar deur slegs beperkte wysigings in die ondersteunende sagteware te maak 
was dit moontlik om 'n wye verskeidenheid alternatiewe te evalueer. 
Gedurende die studie is ' n stelsel ontwikkel wat voorsiening maak vir die herwinning van 
die draagfrekwensie met behulp van transmissie van ' n loodstoon teen een derde van die 
draagfrekwensie. Deur gebruikmaking van DSP tegnieke onttrek die ontvanger hierdie 
sein en die frekwensie daarvan word verdriedubbel. Die fase van die herwinde sein word 
elke 650 ~s gekruiskorreleer met 'n plaaslik opgewekte sein van die regte frekwensie - en 
die fase van laasgenoemde word ooreenkomstig aangepas. Daar is bevind dat die 
akkuraatheid en stabiliteit van die plaaslik opgewekte sein sodanig is dat voldoende 
sinkronisasie op hierdie wyse verkry kan word. Die kwaliteit van sinkrinisasie wat verkry 
word is 'n funksie van die vlak van die loodstoon en indien hierdie vlak tot benede 'n 
vaste, minimum waarde daal, word buitensporige fase-aanpassings gemaak - en word die 
spektrale suiwerheid van die herwinde sein nadelig beinvloed. Die tegniek soos ontwikkel 
toon baie goeie ruisimmuniteit. 
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Tydens die ontwikkeling van 'n k1okpulsregenerator is 'n basisbandfilter met ' n unieke 
oordragkarakteristiek gedefinieer. Gebruik hiervan, saam met 'n beperkte mate van 
voorprosessering, en ' n absolute-waarde gelykrigter, het die herwinning van die 
k10kfTekwensie moontlik gemaak. Ten einde prosesseringstyd van die ontvanger te beperk 
is die basisbandfilter ten volle in die sender geimplementeer. Die geregenereerde sein het 
weI matige variasie in amplitude getoon, maar 'n besonders stabiele sinkroniseersein is 
hiervan afgelei . 
Gedurende die studie is beide vlakke van sinkronisering soos benodig vir 'n 49QPRS 
datakommunikasiestelsel dus volledig ondersoek en oplossings daarvoor gevind. 
TECHNrKON 
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CHAPTER! 
INTRODUCTION 
The increasing need of modern-day society for the electronic storage and transfer of 
information necessitates continuing research in, and development of more sophisticated 
techniques for handling the data. This entails the development of new methods, but often 
also re-examining - and if possible improving the performance of - well-known techniques. 
This phenomenon is directly influenced by the development of new electronic devices. 
Partial response signalling (PRS) is such a well-known data transmission technique, with 
both positive and negative attributes. However, although it provides for efficient utilisation 
of the available bandwidth, it is seldom used in practice. This technique introduces 
correlation between successive data symbols to achieve a convenient spectral shaping. 
1.1 OBJECTIVES OF THESIS AND EXECUTION OF PROJECT 
The project entailed the investigation of the synchronisation characteristics of Class 1 
PRS. During execution of the project, a 49QPRS data transmission system, transferring 
9 600 bits/second in a low-frequency application, was developed by making use of DSP 
techniques. The transmitter and receiver each utilise a DSP5600 1 processor to perform the 
required signal processing functions. This includes PRS encoding, filtering and modulation 
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at the transmitter, and sampling, carner recovery, clock synchronisation and demodulation 
at the receiver. 
The main objective of the project was to investigate the possible development of an 
improved synchronisation scheme for such a system. The availability of an improved 
synchronisation scheme between the data transmitter and the receiver might eventually 
lead to a re-evaluation of the suitability of PRS as a major data communication technique. 
Synchronisation between the transmitter and the receiver should be maintained on two 
levels; 
• The receiver should generate a signal, identical in frequency and phase to the 
carner signal. 
• The receiver should generate a signal in synchronism with the symbol rate 
recovered during demodulation of the transmitted signal. 
A carner recovery scheme utilising transmission of a pilot tone at one third of the 
frequency of the carner was implemented. This signal is recovered at the receiver, and 
used to regenerate both an in-phase and quadrature carner signal. Very promising results 
were found. The signal tracked the carner of the transmitter closely. The amount of phase 
correction required by the receiver was found to be dependent on the amplitude of the 
transmitted pilot tone. The acquisition time was found to be extremely short . Extensive 
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testing was also done at different signal-to-noise ratios, and the carrier recovery system 
proved to have a very good noise immunity. 
The presence of intersymbol interference in a data communication system is avoided by 
limiting the bandwidth of the transmitted and received signal. The transmitter and the 
receiver filters nonnally have a combined raised cosine response. A filter with an 
alternative characteristic was developed for the purpose of the project. This filter requires 
a wider bandwidth, but contributes substantially to the amplitude of the recovered clock 
signal. For practical reasons, this characteristic was not split between the transmitter and 
the receiver. Only one filter was used to realise the response as described. 
Clock synchronisation systems often employ some type of non-linearity. During the course 
of the project, use was made of an absolute-value rectifier with a limited amount of pre-
processing. This scheme was found to provide a substantial spectral line at the symbol 
frequency, which could be used to maintain synchronisation between the transmitter and 
the receiver. Extensive evaluation proved that the timing system, as proposed, ensures 
proper synchronisation. 
The research procedure of the project is outlined by the flowchart in Figure I. 1. 
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OBJECTIVE 
Development of carrier and clock recovery 
schemes for a low frequency 49QPRS system 
HYPO 1BESIS 
Carrier and clock signals of a 49QPRS system can be 
recovered by means of DSP techniques . 
IDENU FYPROBLEMS 
\. Coherent detection necessitates 
accurate tracking of carrier 
2. Effectiveness of non-linearities 
depend on excess bandwidth 
SOLUTI ONS + _t 
Use pilot tone, \. Develop a unique baseband fIlter 
undersampling and 2. Implement this fliter in transmitter 
cross-corre1ation for 3.Use pre-fIlter and AVR for clock 
carrier recovery recovery 
RESUL 'IS + 
\. Fast algoritlun for 
cross-correlation Good clock recovery 
developed. characteristics measured 
2. Excellent tracking 
response was measured 
I 
CON CLUSIONS 
, 
\'A complete 49QPRS modem can be itnplemented in DSP, on 
condition that a fast processor is used in the design 
2. Techniques for the recovery of the carrier and clock signals with 
desirable characteristics have been developed 
Figure 1.1: Research phases during execution of project. 
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1.2 ORGANISATION OF THESIS 
The flowchart in Figure 1.2 shows the basic layout of the thesis. 
Introduction 
(Chapter 1) 
t 
PRS and Data 
Communications Theory 
(Chapters 2 and 3) 
t 
Carrier Recovery 
Techniques 
(OlGpter 4) 
~ 
Clock Recovery 
Techniques 
(Chapter 5) 
t 
Implementation. of 
Transmitter and Receiver 
(Chapters 6 and 7) 
• Evaluation of Carrier and 
Clock Recovery Techniques 
(Chapter 8) 
t 
Conclusions 
(Chapter 9) 
Figure 1.2: Layout of thesis. 
-
-
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Data communication theory is discussed with reference to principles, pulse shaping and 
partial response signalling. The principles and requirements of carrier synchronisation and 
clock recovery, as well as typical techniques employed for this purpose, are also 
considered. 
Following this, the design, characteristics and software comprising the transmission system 
is described. Since the aim of the project was not to investigate DSP, but its 
implementation in a communication system, little theory in this regard was covered. 
Rather, only those aspects which influenced the programming decisions are identified. 
The operation and characteristics of the data transmitter were measured and are described 
extensively: 
Data was transmitted with the pilot tone at a wide range of different levels, and the 
acquisition and tracking characteristics of the carrier recovery system were evaluated. This 
process is described in full. The same range of measurements was also conducted with the 
pilot tone at a fixed level, but at different SNRs. The results obtained were, however, less 
conclusive. The clock synchronising characteristics of the receiver were also evaluated and 
the results are presented in the thesis. 
© Central University of Technology, Free State
7 
1.3 GENERAL 
The novel content of the thesis can be summarised as follows : 
1. A special baseband filter was derived from the standard raised cosine response. 
2. This response was not divided between the transmitter and the receiver. Rather, the 
complete response was implemented at the transmitter. This saved valuable processing 
time at the receiver, without any detrimental effects to the operational characteristics 
of the system. 
3. A system of cross-correlation was used to maintain synchronisation of the local carrier 
frequency oscillator. 
4. A limited amount of pre-processing was applied to the received 7PRS baseband signal 
as part of the clock recovery scheme. The pre-processing contributed towards the 
recovery of a substantial spectral component at the clock frequency. This characteristic 
was evaluated with the transmission of a number of unscrambled pseudo random data 
sequences. Satisfactory results were found. 
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CHAPTER 2 
SOME PRINCIl'LES OF DATA COMMUNICATIONS 
Several basic characteristics of baseband data communication systems are discussed in 
this chapter. In particular, special attention is given to 'both the time and frequency 
responses of a number of filters used to limit the bandwidth requirements of the 
transmission channel used to transfer baseband data signals. During the course of the 
project a baseband filter with unique characteristics was developed. This response was 
found to ensure an exceptionally strong spectral line during clock recovery. The use of 
eye diagrams to evaluate the quality of both binary and multi-level baseband data 
signals is also considered. 
2.1 INTRODUCTION 
The following properties are regarded by Haykin [21, p. 200] as desirable for a digital 
waveform in a communication system: 
• Timing content: The transmitted digital waveform should have adequate timing 
content to permit the extraction of clock information required for the purpose of 
synchronizing the receiver to the transmitter. 
• Ruggedness: The waveform should possess immunity to channel noise. 
• Error detection capability: The waveform should enable the detection of errors that 
may occur in the course of transrnission due to the presence of channel noise. 
• Matched power spectrum: The power spectral density of the transmitted digital 
waveform should match the frequency response of the channel as closely as 
possible in order to minimize signal distortion. 
• Transparency: The correct transmission of digital data over a channel should be 
transparent to the pattern of 0' s and l' s contained in the data. 
It is hardly possible to meet all of these requirements, and developers of data 
communication systems normally attempt to optimize their systems with as many of 
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these elements as possible. Different coding and modulation schemes are therefore 
continuously investigated and compared in an attempt to improve the performance of 
communication systems to meet the increasing needs of modern society. 
Line coding and modulation of digital data before transmission over a channel are used 
to achieve the same aim, i.e. the adaptation of a signal to the transmission channel over 
which it is to be transmitted. Crouch and ledwab describe the main purposes of line 
coding as follows [10, p. 27]: 
• It can assure that the transmitted signals are dc balanced, that is, that there are 
equal numbers ofO's and 1 's over an extended period of time. 
• Coding can aid clock synchronization by minimizing the length of strings of 
consecutive O's or 1 'so This ensures that there is a high density of signal transitions. 
• Together with cyclic redundancy checks it can enable the detection of data errors. 
Assume that the message signal is a baseband electric signal. In most cases, the 
significant spectral components are located close to the zero frequency. A typical 
transmission channel, however, has a bandpass frequency characteristic. Modulation of 
the baseband signal transposes the signal about the carrier frequency, i.e. to within the 
spectrum of the bandpass channel. 
According to Lafrance [34, pp. 292-293] there are two fundamentally different 
techniques of transmitting information with signals: 
• One alternative is to use signals which have a few degrees of freedom and 
distinguishing between different signals on the basis of their distinct amplitudes or 
phases. This approach leads to pulse amplitude modulation (PAM), phase shift 
keying (PSK) and other similar waveforms. The motivation for this approach is 
that the transmission channel . may be limited in the number of available signal 
degrees of freedom. In the case of a severely bandwidth-limited channel, capacity 
can now be obtained by sufficient signal-to-noise ratio (SNR). 
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• The other extreme is a channel that is SNR limited. This is equivalent to a 
limitation on the energy available to transmit a symbol of information. For such 
applications, energy-efficient signalling is called for and signals with many degrees 
of freedom (large bandwidth) are used to provide coding gain. 
No waveform is entirely time-bandwidth efficient or entirely energy efficient and a 
compromise is always required. 
2.2 BINARY SIGNALLING 
If data bits are transferred singly, that is with the symbol rate in the channel equal to 
the input bit rate, the signal can be written as [4, p. 57]: 
~ 
d(t) = ~>kg(t - kT) (2.1) 
k=-oo 
where ak = ±I 
T = bit duration 
1 for O< t < T 
g(t) = { 0 otherwise 
The rectangular pulses, g(t-kT), typically occupy a bandwidth that is much greater than 
the bandwidth of the channel through which they must be transmitted. 
Ideally, each received voltage level should be dependent on only one transmitted bit -
without any interference from other bits. However, this is normally not the case, since 
a pulse of finite duration theoretically requires a channel of infinite bandwidth. 
Bingham [4, p. 57] summarizes the basic problem for a modem as: 
Finite duration <=> Infinite bandwidth 
Finite bandwidth <=> Infinite duration 
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Therefore, if the transmitted/received signal is to be band limited, it cannot be 
constrained to one bit period. Filtering the frequency spectrum of a baseband digital 
signal will increase the time extension of the bit waveform so that it will overlap 
neighboring bit intervals causing Intersymbol interference [62, p. 306]. 
Expression 2.1 describes the input signal applied to a data transmission system; where 
g(t) denotes the shaping pulse that is normalized. The amplitude ak depends on the 
k -th input bit. The signal is filtered by filter(s) (see paragraph 2.3) with a transfer 
function H f (f). This filter output is sampled synchronously with the transmitter, and 
the sampling instants are determined by timing recovery circuitry. The sequence of 
samples thus obtained is used to reconstruct the transmitted data by means of a 
decision device which compares the amplitude of each sample with a threshold. 
Ignoring the transmission delay through the system, the received signal may be written 
as: 
00 
y(t) = L Ak p(t - k1) + n(t) (2.2) 
k = - rIJ 
where Ak is the amplitude of the received signal. The pulse AkP(t) is the response of 
the transmitted pulse, akg(/), and of the cascade connection of the above mentioned 
filter(s) and the channel over which the pulse is transmitted. The term n(/) is the noise 
produced at the receiver due to the additive noise at the receiver input. The transmitted 
signal, g(/), and the received signal, p(/), are related in the frequency domain as: 
(2.3) 
where G(f), P(f) and H,(f) are the Fourier transforms of g(t), p(t) and of the 
channel characteristics respectively. 
The receiver samples y(/) at time 1 = iT (with i taking on integer values), yielding 
[19, p. 468] 
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y(/J = L AkP[(i - k)T] + n(/J 
k =--aJ 
~ 
= Ai + LAkP[(i-k)T]+n(ti ) 
k=--aJ 
b.i 
12 
(2.4) 
Ai' in expression 2.4, represents the i -th transmitted data bit. The second tenn 
represents the residual effect of all other transmitted bits on the decoding circuitry with 
respect to the i -th bit. This effect is due to intersymbol interference (lSI). The last 
tenn, n(/i)' represents the noise sample at time Ii ' lSI is due to both precursors and 
post cursors and it is possible to distinguish between the effect of these two elements by 
rewriting expression 2.4 as follows [67, p. 36]: 
~ ~ 
y(/,) = Ai + L A_kPk + L AkP_k + n(ti) (25) 
.1:=1 .1: =1 
The second tenn defines the effect due to postcursors, whilst the effect of the 
precursors is defined by the third tenn. 
From the above it is clear that, in the absence of lSI and noise, signal Ai can be 
recovered. It is, however, also clear that lSI cannot be avoided, therefore a primary 
objective in the design of the transmission filter(s) is to minimize the effect ofISI and 
noise in general. 
2.3 DISTORTIONLESS BASEBAND TRANSMISSION 
The transfer function of the channel (and the transmitted pulse shape) is specified. 
Timing inaccuracies in the transmitter cause lSI if the rate of transmission does not 
confonn to the ringing frequency designed into the channel. Timing inaccuracies of this 
type are insignificant unless extremely sharp filter cut-offs are used while signalling at 
the Nyquist rate [2, p. 168]. 
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The problem is to detennine the transfer functions of the receiver and transmitter filters 
to optimally reconstruct the transmitted data at the receiver. At this stage, the required 
combined response of the filtering will be considered. 
The ideal solution is to use a filter with no output frequency components exceeding 
half the bit rate. One signal waveform that produces zero lSI is defined by the sinc 
function: 
= sinc(2flt) 
I 
where f -
1 - 2T· 
(2.6) 
(2.7) 
Figure 2.1 shows plots of the required frequency response and basic pulse shape of an 
ideal (sinc) system [20, p. 248]. 
--:-73 '---;\--:l--bo --1-:--+'--+':3-;, 
l.of---. t t I 
, .J.. ~ 
, 2Tl s..pIioc_ 
f 1--
1
'1 
'. 
~ 
(.j Siplu.c intm. 
o 
(.j 
Figure 2.1: (a) Frequency and (b) time response of an ideal lowpass filter [20, 
p. 248]. 
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Although this choice of pulse shape solves the problem of lSI with a minimum of 
bandwidth, there are two practical difficulties that make its implementation undesirable 
(62, p. 305]: 
• It reqUires that the frequency characteristic of the filter (H f (f) in 
expression 2.3) be flat from -II to II' and zero elsewhere - a physically 
unrealizable condition. 
• The function has a very slow rate of decay - as is obvious from 
Figure 2.1 (b). Accordingly, there is practically no margin for error in 
sampling times in the receiver. 
These practical difficulties can be overcome by extending the bandwidth to an 
adjustable value of between II and twice this value. Several band-limited functions 
satisfy this condition. 
2.3.1 RAISED COSINE RESPONSE 
A particular form of response that is suitable for this application is the raised cosine 
spectrum. It consists of a flat portion at low frequencies and a roll-off portion with a 
sinusoidal shape. This characteristic can be expressed as (57, p. 387]: 
T oS j(j) jS(I-a)W 
X«(j))= ~ {I-sin[2:W(j(j)j - W)] } (1-a)Wsj(j)j s (1 + a)W (2.8) 
o j(j)j > (I + a)W 
where W= 7T 
T 
a - roll-off factor 
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The roll-off factor of the filter, a , is an indication of the excess bandwidth passed by 
such a filter. Trondle and Soder [67, p. 190] define this value as follows : 
Frequency / 1 is defined as the cut-off frequency of the raised cosine filter, 
whilst / , is the frequency outside of which the frequency response is zero (see 
Figure 2.2). 
From this /1 can be written as: 
where /1 < / 1 < / , 
These values are shown in Figure 2.2 [67, p. 191]. 
, " .-
" 
" ,," :.--- r=O 
H(t) 
... 
o 
"' 
, 
"' , , , 
, 
Cosine 
roll-off 
f2 
Frequency 
(2.9) 
(2.10) 
Figure 2.2: Raised cosine frequency response (r = excess bandwidth) [67, p. 191]. 
Trondle and Soder [67, p. 191 and p. 192] specify /1 '" W and a'" 0.2 as optimum 
values for a non-redundant binary system. Varying the pulse shaper cut-off frequency, 
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II' at the optimum roll-off factor produces a rapid loss in the signal-to-noise ratio 
relative to the optimum cut-off frequency. 
The impulse response of the raised cosine response is [57, p. 388): 
x(t) = (sin(Wt))( cos(aWt) ) 
Wt 1- (2aWt I Jr)' 
(2.11 ) 
SIn X The first term represents a -- waveform. This retains the original zero crossings of 
x 
the waveform. The second term is a result of the more gradual roll-off, a. The 
resulting bandwidth exceeds the ideal value by an amount equal to cifl [21, p. 236]. 
Figure 2.3 shows the time response of a raised cosine filter. 
To summanze, the bandwidth occupied for a raised cosine-type transmission 
characteristic varies from a minimum of 1I2T to a maximum of liT. The larger values 
of a lead to faster decaying pulses so that receiver synchronization will be less critical 
and modest timing errors will not cause large amounts ofISI [57, p. 388]. 
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Figure 2.3: Raised cosine time response [15, p. 406) 
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It is significant that with a = I the response goes to zero, not only at the zeros of 
sin(Wt) , but also at points midway between these sample values. It is therefore 
Wt 
possible to sample the input at the same rate as for the ideal channel, with no resulting 
ISI[49,p.290]. 
2.3.2 RESPONSE OF PULSE SHAPING Fll..TER 
Due to the problems associated with the synchronization of PRS signals - the main 
field of study of the project - a special pulse shaping filter (PSF) has been developed. 
The impulse response of this filter is: 
x(t) = (sin(2Wt)( cos(2aWt) ) + (sin(2W(t - T))( cos(2aW(t - T) ) (2.12) 
2Wt 1- (4aWt / .n/ 2W(t - T) I - (4aW(t - T) / JZ/ 
This response requires a substantially wider bandwidth than the normal raised cosine 
filter for the same values of a , but less than a raised cosine response using 2W as cut-
off frequency. The frequency response of the pulse shaping filter, a raised cosine filter 
designed for 2W (referred to in this document as a 2W raised cosine filter) and that of 
a standard raised cosine filter are shown in Figure 2.4. 
The characteristics of these filters have been studied extensively during the course of 
the project and either the pulse shaping, or the 2W raised cosine filter, could be used 
as a receiver/transmitter filter. However, the narrower bandwidth of the pulse shaping 
filter makes this filter the preferable type. Figure 2.5 shows the pulse shape of the 
filters under discussion. In all three cases, a value of 0.2 was used for a. 
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Figure 2.4: Comparative frequency responses of (a) pulse shaping, (b) 2W 
raised cosine and (c) standard raised cosine filters. 
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Figure 2.5: Pulse shapes of (a) pulse shaping, (b) 2W raised cosine and (c) 
standard raised cosine filters. 
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Inspection of Figure 2.5 reveals the following important characteristics: 
• The duration of curve (c) is substantially longer than that of the other two curves. 
• In all three cases, the amplitude is zero at multiples of the symbol rate (identified by 
the vertical lines in the figures) . Therefore, neither of the responses indicate lSI if 
sampling is confined to the correct instants. 
• In the case of curves (a) and (b), there is also zero amplitude at time (nT / 2) 
where n is an integer. This is not the case with the standard raised cosine filter and 
should result, in the case of curves (a) and (b), in less noise on the channel between 
sampling instants. 
• Curve (a) does not reach a peak amplitude at time t (the instant when a sample is 
taken). This will cause a deterioration in the noise level and gives rise to more 
stringent synchronization requirements. 
• Curve (a) decreases much more rapidly than the other two curves and should, 
therefore, produce less noise on the channel. 
2.4 POSITION OF FILTER 
An important consideration for the designer of a data communications system is not 
only the characteristics of the filter to be used, but also its position in the system. 
However, this can only be addressed once it has been determined whether one 
combined filter for the transmitter and the receiver can be used, or whether two 
separate filters, with a combined response as described in paragraph 2 3, are required. 
In this regard, [26, pp. 345-346) and [15, p. 407) state that in most applications the 
filtering operation is split between two filters, one at the transmitter, with a transfer 
function denoted H T (f), and one at the receiver, with transfer function denoted by 
H R (f). With an impulse at the input to H T (f), and an ideal channel, the overall 
response should still be (see paragraph 2.2) : 
(2 .13) 
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In the case where an additive noise source is assumed at the receiver input, it can be 
shown that the optimum partition, in the sense of optimizing the SNR at the receiver 
output, is to split H f (f) equally between the transmitter and the receiver [17, 
p. 236]. Therefore: 
(2.14) 
It is, therefore, common practice not to use a single raised cosine filter, but rather two 
filters, each with a root raised cosine response. Bingham also supports this approach 
[4, p. p64]. He writes: 
If the output power of the transmitter is fixed, and noise is added somewhere in 
the channel, then it is reasonable - and has been proved - that the filtering 
should be split equally between the transmitter and the receiver. 
Killen [30, p. 201] also supports the utilization of two filters - designed with a 
composite characteristic so that no lSI occurs at the instant of sampling. He maintains 
that the transmitter filter can be specified to limit the transmitted signal to the available 
transmission channel. The receiver filter can then be specified to limit adjacent-channel 
interference. 
Finally, attention can be drawn to the fact that with two filters, the dual criteria of 
distortionless transmission and minimum noise power (or maximum SNR) can be met 
[26, p. 348]. 
The CCITT specifications for V.27 bis data communications standard specifies a 
raised cosine energy spectrum shaping, equally divided between the transmitter and the 
receiver [7, p. 187]. However, with respect to the V.37 standard, specifying a class IV 
partial response signalling standard, the following statement is made [7, p. 276]: 
Baseband signal shaping is performed at the transmitter. 
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Considering the last statement, use of a single filter at the transmitter IS not 
preposterous. 
2.5 EYE DIAGRAMS 
Eye diagrams are convenient for determining the quality of a pulse train. These 
diagrams can be used to assess the effect of random noise, jitter and lSI of an incoming 
signal [54, p. 387]. Since the project is mainly concerned with the synchronization of a 
PRS signal using a PSF response - which tends to generate substantial lSI - special 
attention was given to eye diagrams as a means of assessing the characteristics of the 
system. The quality of an eye opening is affected by two factors - the pulse shaping and 
the driving symbol sequence [31, p. 1235]. 
If an eye tends to close from top to bottom, a small amount of noise will cause an error 
when sampling the received signal. If the eye is not very wide, small variations in the 
location ofthe sampling time could result in sampling at instants when the noise margin 
is small - and errors will be more likely. Figure 2.6 [3 , p. 343] shows the effect of noise 
and timing errors on the eye diagram of a two-level system. 
The ratio of the actual opening to the maximum possible opening represents the 
degradation caused by lSI in the absence of noise. For a two-level system the peak lSI 
is about 30%. The equivalent degradation in SNR is 2010g(1-0.3) = -3.1 dB [54, 
p. 388]. When there is lSI, the distance from the horizontal axis to the inside edge of 
the eye at the sampling time becomes smaller [17, p. 289]. 
Specific eye openings in a 7PRS system are numbered as shown in Figure 2.7. 
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Amplilude axis 
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Duration T 
Figure 2.6: Interpretation of the eye diagram of a two-level signal [3, p. 343]. 
Level Eye number 
3 
3 
2 
2 
1 
0 
-I 
-I 
-2 
-2 
-3 
-3 
Figure 2.7: Numbering of eye openings in a 7PRS system. 
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The actual width of a specific eye is a function of its number, with lower bound eye 
widths of a 7PRS signal (filtered with a raised cosine filter) as follows [31, p. 1238]: 
Eye number I : 
Eye number 3: 
where T = symbol period 
O, I82T 
O,093T 
Obviously, the width of an eye is not only a function of its number, but also a function 
of the number ofieveis in a signal. The value for eye number 1 in a 3PRS signal is, for 
instance, equal to O,667T. This implies the need for much more stringent stability 
requirements for the synchronization circuitry of a higher level system than for a lower 
level system. 
Measured eye diagrams for two 7PRS signals are shown in Figure 2.8. The first signal 
is filtered by an ordinary raised cosine filter, whilst a pulse shaping filter is used for the 
second. From these diagrams the following comments can be made about the pulse 
shaping filter response: 
(0) 
(h) 
Figure 2.8: 7PRS signals filtered with (a) raised cosine and (b) pulse shaping 
filters. 
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• The maximum eye opening is the same as for a raised cosine response. However, 
Figure 2.8(b) shows that use of the pulse shaping filter results in two such instants 
during each symbol period. 
• Due to the high cut-off frequency of the filter the signal rise and fall times are 
shorter than for the raised cosine response. This results in a much wider eye 
opening. 
• Substantial lSI occurs between the two ideal sampling instants. 
From the above it is clear that, although the PSF causes substantial lSI, it is possible to 
detect the level of an incoming signal, filtered with such a filter. 
2.6 SUMMARY 
Due to the limited bandwidth of practical transmission channels some form of pulse 
shaping of the transmitted signal is required. The raised cosine filter response is 
suitable for this purpose. Due to problems associated with the synchronization of PRS 
signals, a special pulse shaping filter response has been defined. This response 
produces substantial lSI but - considering its eye diagram - can be used as a pulse 
shaper for partial response signals. 
. ,::-:-----:~ ..... 
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CHAPTER 3 
PARTIAL RESPONSE SIGNALLING 
The characteristics and coding of a number of different correlative coding techniques 
are described in this chapter. Special attention is given to Class I 49QPRS. A number 
of advantages, as well as disadvantages, of using partial response signalling is also 
discussed. 
3.1 INTRODUCTION 
Partial response signalling (PRS) or correlative coding, as it is sometimes called, was 
invented by Lender and generalised by Kretzmer [43, p. 179]. It is a data coding 
technique that uses controlled amounts of lSI to achieve convenient spectral 
properties, which (inter alia) can make the system less sensitive to timing errors [29, 
p. 921]. The advantage of this approach is that, for a given bandwidth and power input 
to the channel, correlative techniques permit more bits/secondlhertz than conventional 
Nyquist zero-memory systems for a given error probability [63, p. 191], thus it may be 
regarded as a practical means of achieving the theoretical maximum signalling rate [21 , 
p. 237]. 
Kim and Kim [32, p. 152], in defining the conditions for minimum-bandwidth codes, 
state that a condition for non-zero eyewidth in the corresponding line signal is obtained 
by ideally bandlimiting the code sequence to Nyquist' s minimum. In [31, p. 1235] the 
minimum-bandwidth partial response system is referred to as a linear subclass of 
minimum-bandwidth system. 
It has been proven that the theoretical maximum symbol rate in a bandwidth of /. 
hertz is 2/. symbols/second, or equivalently, that the maximum possible bandwidth 
efficiency is 2 symbols/sec/Hz [9, p. 20]. If 4 bitsIHz are desired, four input levels must 
be used and the output sequence consists of 7 -level symbols. This is referred to as a 
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7PRS signal. Table 3.1 [9, p. 31] shows the practical bandwidth efficiency of PRS 
versus memoriless systems. 
Table 3.1: Comparative number of levels in PRS and M-ary signalling [9, p. 31). 
Bandwidth Number oflevels Number of levels 
efficiency in memoriless in correlative 
(Bits/sec/Hz) system systems 
with a=1 
1 2 
2 4 3 
3 8 
4 16 7 
5 32 
6 64 IS 
7 128 
8 256 31 
However, PRS also has some negative characteristics, e.g. systems that use symbol by 
symbol detection possess reduced noise margins due to the fact that the superposition 
of signal waveforms cause the number of output levels to be larger than the number of 
input levels [29, p. 921]. 
3.2 CLASS I PARTIAL RESPONSE SIGNALLING 
Although many different types ( or classes) of correlative coding have been developed, 
the discussion will be limited to the so-called Class I coding scheme for the moment. 
This is the coding technique which has been used during execution of the experimental 
work of the project. 
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3.2.1 CODING OF TERNARY PARTIAL RESPONSE SIGNALS (3PRS) 
This coding procedure generates the sum of a binary input data stream and a one bit-
period delayed version of the same data. Thus, the duobinary signal can be represented 
by: 
(3.1) 
where b. is the k-th coded value 
a. is the k-th binary input bit 
This is implemented by a transversal delay filter - as shown in Figure 3.1 - with the 
following impulse response [9, p. 21]: 
Delay 1--..., llk-I 
T 
llk_.L-___ --\ 
Figure 3.1: Duobinary coder. 
l' (/) = 8(/) + 8(/ - 1',,) (3.2) 
where 1'" is the symbol spacing. The output of this circuit is a three level signal, such 
as that for a binary (0 or 1) input, the output is one of three values (0, 1 or 2). This is 
due to the controlled lSI that is caused by use of the delay filter . This corresponds to a 
transfer function [19, p. 478]: 
(3.3) 
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with the first null occurring at _1_. Figure 3.2 shows the power spectral density of 21'" 
the output signal [3, p. 33]. 
10 
dB 
<1J 
-0 0 
" .~ Ci. 
~ 
- 10 
- 20 
-30 
-40;-rT~~~~~~rT~~~~~ 
0.0 1.0 F x T 2.0 
where F = Fundamental frequency of 7PRS signal 
T = Period of fundamental frequency of 7PRS signal 
Figure 3.2: Power spectral density of Class I duo binary code [3, p. 33). 
The output can be lowpass filtered at the first null - which corresponds to the Nyquist 
frequency. Correlative coding therefore results in lSI in such a way that it is caused 
only by the preceding symbol - in a controlled manner. The resulting baseband signal 
has regularly spaced sampling instants when the signal consists of contributions of only 
two adjacent bits. 
The receiver should sample the signal at the optimum instants and decode the output 
according to the rule: 
d. = b. - d'_I 
where d. is the k-th decoded output value 
b. is the k-th coded input value 
(3.4) 
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From expression 3.4 it is obvious that, in order to decode any bit correctly, it is 
required that the correct value of the preceding bit is known. However, if an error 
occurs and a bit is decoded incorrectly, this error will be propagated. A practical 
means of avoiding error propagation in detecting a duobinary signal is to use precoding 
[21, p. 241]. 
3.2.2 PRECODING 
In a duo binary system the precoded signal is formed by the following processing: 
b. = (a. -b._I) mod-2 (3 .5) 
Figure 3.3 shows this configuration. The coder output can now be described by the 
following expression: 
where O~c. ~2 (3 .6) 
- (mod-2) 
'----I Delay 
T hJc-1 
Figure 3.3: Duobinary precoder. 
Output c. can now, like b. in expression 3.1, assume any of three values. The 
operation of the encoder is shown in Table 3.2 for a typical sequence of data bits. 
Figure 3.4 shows a block diagram of a duobinary encoder. The term encoder is used 
throughout this document to refer to a combination of a precoder and a coder circuit . 
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Table 3.2: 3PRS coding and decoding of a sample data stream. 
Time (k) -I 0 I 2 3 4 5 6 7 8 9 10 
a. 1 1 0 1 0 0 1 0 1 0 1 
b. 0 1 0 0 1 1 1 0 0 1 1 0 
'. 
1 1 0 1 2 2 1 0 1 2 1 
d. 1 1 0 1 0 0 1 0 1 0 1 
Table 3.3 (adapted from [62, p. 298]) shows the possible input conditions, as well as 
the corresponding outputs, of the 3PRS encoder. It should be noted that the encoder 
output can take on one of three values - but with different probabilities of occurrence. 
The probability of the output being a one is 0,5, twice that of both zero and two. This 
is an important characteristic and will be discussed in detail in paragraph 3.5. It is also 
of significance that the output never changes directly from zero to two, or vice versa. 
Indeed, a one output indicates a change in b, . If there is no change in b" the output is 
either zero or two. 
+ 
+ 
b(k-l) Delay 1+_..1...-+1 Delay 1----1 
(Ts) (Ts) 
Figure 3.4: Duobinary precoder and coder. 
Table 3.3: Encoder input and output conditions of 3PRS signal. 
Precoder Coder Output Probability 
a. b'_I b. b'_I --.b. C. P 
0 0 0 0--.0 0 0,25 
0 1 1 0--.1 1 0,25 
1 0 1 1--.0 1 0,25 
1 1 0 1 --. 1 2 0,25 
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Decoding of this signal is done on a bit by bit basis and is described by the following 
rule: 
d. = c. mod-2 (3 .7) 
If the decoder input is seen as a two digit binary number, the most significant bit is 
simply discarded and the output, d., is equal to the least significant bit (see 
Figure 3.4). As is to be expected, the output, d., equals the input data. 
Although precoding was used in the project, according to [29, p. 934], results show 
that for a reasonable error rate (10-5 or below), precoding does not decrease the 
expected BER significantly - and in some instances, actually increases it. 
3.3 OTHER CORRELATIVE CODING TECHNIQUES 
3.3.17PRS 
The principles as described above for 3PRS are also valid for other partial response 
signalling techniques. The coding of 7PRS signals can also be described with respect to 
the operation of the precoder and coder. Assume a serial data stream has to be coded 
into the 7PRS format. The incoming bits are grouped into pairs. The stream of paired 
bits (symbols) will be referred to as input symbol a., each symbol having an integer 
value between 0 and 3 (both included). The operation of the precoder is as shown in 
Figure 3.5 and the output is: 
mod-4 where 0 ~ b. ~ 3 (3 .8) 
The precoded sequence is now passed through a coder - as described for a 3PRS signal 
and shown in Figure 3.1. The output of the coder is a 7 -level signal. 
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- (mod-4) 
~.l 
'----I Delay 
T 
Figure 3.5: 7PRS precoder. 
where 0::; ck ::; 6 (3.9) 
The complete encoding process of a 7PRS system is shown in Figure 3.6, where a k 
and bk are dibits and ck is the 7PRS output 
+ 
+ 
Delay Delay b(kol) 
(Ts) ~--'-+I (Ts) t---' 
Figure 3.6: Complete 7PRS encoder. 
During decoding of the 7PRS signal, a modulo-4 operation IS executed on the 
transmitted signal, converting this into an integer value between zero and three. Thus: 
mod-4 (3.10) 
where d k is the decoded output The encoding and decoding process is demonstrated 
in Table 3.4 for a random data sequence. 
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Table 3.4: 7PRS encoding and decoding of a sample data stream. 
Time (k) - 1 0 1 2 3 4 5 6 7 8 9 10 
a. 1 3 0 2 3 3 1 0 1 2 1 
b. 0 1 2 2 0 3 0 1 3 2 0 1 
c. 1 3 4 2 3 3 1 4 5 2 1 
d. 1 3 0 2 3 3 1 0 1 2 1 
Incidentally only five of the seven possible levels appear in Table 3.4. With another 
data stream it might well be that all seven values appear in such a table. 
3.3.2 MODIFIED DUOBINARY 
If only adjacent bits or symbols are used during encoding, the technique is called 
duobinary. If bits or symbols separated by one keying interval are combined, the 
technique is called modified duo binary [30, p. 68]. 
As shown in Figure 3.1, duobinary coding, as described in paragraphs 3.2 and 3.3.1, 
causes a direct current component in the spectral response. In many applications this is 
not acceptable. Modified duo binary (PRS Class IV) does not cause this in the coded 
signal [21, p. 243]. Figure 3.7 shows the block diagram of such an encoder. 
+ 
+ 
b(k-2) Delay Delay b(k-2 ) 
(2Ts) I.-....I-___ ~ (2Ts) f----I 
Figure 3.7: Modified duobinary encoder. 
The output of the precoder and coder respectively can be expressed as follows: 
TfCHNIKON 
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Because the input and precoder output can both assume one of two values - zero or 
one - the final output, c., can be 0, 1 or 2. If c. ~ 1, the decoded output is 0, 
otherwise it is 1. Thus, knowing c. , the output can be determined uniquely without 
depending on the previous digit, thereby eliminating error propagation [35, p. 192). 
PRS codes used today are those which introduce zeroes into the spectrum of the 
transmitted signal with the aim of minimising the effect of certain very localised faults, 
such as, those created by a transmission channel which will not pass direct current [3, 
p. 139) 
The principle of introducing extra zeroes into the spectrum can be applied to modified 
duobinary. Such a system, referred to as a polybipolar system, might require the 
following precoding [4, p. 71): 
where L> 2 (3 .13) 
L in expression 3.13 identifies the number of levels in the resulting waveform. Longer 
correlation spans result in more energy being concentrated in the baseband, thus 
conservmg spectrum. However, this also requires larger memories and greater 
transmitter power [30, p. 68) 
Table 3.5 identifies different classes of PRS, as well as the corresponding generating 
equations [57, p. 576) 
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Table 3.5: Classes of PRS [57, p. 576). 
Class Generating equation Magnitude of freq. transfer 
IH({j})1 
1 c. = a. +a._1 2CO{ (j}:J 
2 c. = a. + 2a._1 +a._2 4COS2 ( ~T) 
3 c. = 2a. +aH -a._2 ([2 + cos({j}T) -cos(2{j}T) r 
[ 2}"' + sin({j}T) - sin(2{j}T) 1 
4 ck = at -Qk-2 2 sin( (j}T) 
5 c. =a. -2a'_2 +a._4 4sin 2 ({j}T) 
From Table 3.5, it is obvious that different spectral responses can be achieved to suit 
special needs with respect to spectral properties. 
3.3.3 PREFERRED CLASSES OF PRS 
The two systems which stand out on the basis of performance are duobinary and 
modified duobinary. These are also the ones that, in the past, have been put into 
practice both because of their simplicity and their useful spectral shapes. 
3.4 POSITION OF CODER 
A complete PRS transmitter/receiver system is shown in Figure 3.8(a). However, the 
coding network contributes to noise-power limitation if the frequency spectrum 
modifYing circuitry is transferred from the transmitter to the receiver [67, p. 185]. This 
results in an arrangement, with the precoder at the transmitter and the coder at the 
receiver - as shown in Figure 3. 8(b). Application of duobinary codes at the receiver 
results in a reduction of the noise power by up to 8 dB. 
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This principle is also addressed in [3, p. 147]. In this case, the possible splitting of the 
coding process between the transmitter and the receiver is discussed. 
3.5 DECISION LEVELS 
Figure 2.8(a) and (b) show the eye diagrams of two 7PRS signals, produced by 
filtering, using different filters . Detection at the receiver is performed by comparing the 
received continuously varying signal, to a set of decision thresholds that are halfway 
between adjacent levels. However, since the vertical eye openings of all levels are not 
necessarily the same, these decision levels may not always be separated by the same 
amount. 
Pre-
coder 
Pre-
coder 
De-
coder 
1RANSMITIER 
Coder Filter 
RECEIVER Channel 
De- Filter 
coder 
(a) 
TRANSMITIER 
Filter 
RECEIVER Channel 
Coder Filter 
(b) 
Figure 3.8: Duobinary systems with the coder at (a) the transmitter, (b) the 
receiver. 
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Consider a 3PRS signal. As explained in paragraph 3.2.2, different levels of the PRS 
signal have different probabilities of occurrence; 0,25 for levels 0 and 2, and 0,5 for 
level 1. Since 1 's tend to occur more often than O's and 2' s [P,>(Po and P2)], the 
decision level between 0 and 1 should be shifted negatively, and that between 1 and 2 
should be shifted positively. This increases the probability of an error in levell , but 
improves the overall reliability of the system. This characteristic is also true for 7PRS 
signals, as shown in Figure 3.9, which indicates that the different levels of a 7PRS 
signal also have different probabilities of occurrence. 
I I I I I I I I I I 
.. -
_ . .. _. .. . . ...... ... ... . .. ... . 
... ... .. .. . .. ... -
An •.. •. ~ _ . _ ~ . .. . .... . 
- _. .. .. _ .... - -_.. .. ... . - . -- . . . . -. -. - .. . .. - .. .. . . .. . .. ... - . -.... -
.. ... . .. .. 
-
.. .. .. -.. 
-
.. .. .. 
-
I I I I I I I I , I 
0 n 
Figure 3.9: Density of different levels of a pseudo random 7PRS sequence. 
The optimum decision levels depend on the form of the density functions [51 , p. 431]' 
If the different levels are equally likely to occur, then, in the presence of additive noise, 
the overall error probability is minimised by placing the threshold halfway between the 
different expected voltages [5, p. 85]. 
With the addition of noise, the most likely error is that a signal will cross just one (the 
closest) threshold [4, p. 65]. It is therefore common practice to use Gray coding in 
PRS since the incorrect decoding of a symbol· as being one level too high or too low· 
will result in only one bit being decoded at the wrong logical condition. 
3.6 MODULATION OF PRS SIGNALS 
Partial response signals are normally modulated before transmission. Phase shift keying 
(PSK), frequency shift keying (FSK) or amplitude shift keying (ASK) are commonly 
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used for this purpose. Haykin [21, p. 591] makes the following statement regarding the 
use of the first two modulation schemes mentioned above: 
• In the case of M-ary PSK, as the number of phase levels, M, is increased, the 
bandwidth efficiency is improved but at the expense of an increase in the required 
signal energy per bit. 
• In the case of M-ary FSK, as the number of frequency levels, M, is increased, the 
required signal energy per bit is decreased, but at the expense of reduced 
bandwidth efficiency. 
During this project, only amplitude modulation has been investigated. 
The bandwidth of a baseband 7PRS signal is fb . The total bandwidth of the amplitude 
2 
modulated signal, which is twice the bandwidth of the baseband signal, is therefore 
equal to f b . By splitting the data stream into two parallel series and simultaneously 
modulating both as 7PRS signals in quadrature (one with a sine wave and the other 
with cosine), it is possible to maintain the data rate with a 50% reduction in bandwidth 
(down to f b ). 
2 
If QPSK rather than QPRS were used, the bandwidth required would be fb ' twice that 
required by ASK [62, p. 311]. Class I 7PRS has a maximum bandwidth efficiency of 4 
bitsiseclHz. Modulating this signal onto a carrier doubles the bandwidth and therefore 
halves the bandwidth efficiency to 2 bitsiseclHz. Adding two of these signals in 
quadrature restores the efficiency to 4 bits/seclHz [9, p. 27]. This is referred to as a 
49QPRS signal. 
In PSK and amplitude modulation it is customary to display the eye diagram as a two-
dimensional scatter diagram, illustrating the sampled values that represent the decision 
variables at the sampling instants [46, p. 530]. Figure 3.10 shows the "constellation" of 
a 49QPRS signal. 
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Q-channel 
0 0 0 0 0 0 
0 0 0 0 0 0 
0 0 0 0 0 0 
I-channel 
0 0 0 0 0 0 
0 0 0 0 0 0 
0 0 0 0 0 0 
Figure 3.10: 49QPRS signal constellation. 
3.7 PERFORMANCE OF PARTIAL RESPONSE SIGNALLING 
The probability of error versus SNR of a system is used to express how well a system 
performs in the presence of noise. This is a standard method and is particularly suitable 
for comparing the performance of different modulation schemes with one another. 
Figure 3.11 [3, p. 148] shows the required SNR necessary to obtain a specified bit-
error rate on a limited bandwidth transmission channel for an uncoded binary signal 
and a duobinary signal. 
E 
N (dB) 25 
o 
20 
Signal coded 1 + D 
15 / 
10 
O.B 0.9 1.1 1.2 BT 
Figure 3.11: SNR required to obtain a bit-error rate of 10" in a binary and a 
duobinary coded signal [3, p. 148). 
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As the bandwidth of the channel diminishes, there is a substantial degradation in 
transmission quality. However, if the signal is encoded, the degradation is very small. 
According to Schwartz [51, p. 223], a roll-off ratio I of 1,0 is required for a frequency 
efficiency of 1 bitiseclHz for 4P AM, whereas baseband 7PRS is capable of 4 
bitsiseclHz. Therefore, even if an increase in transmitted power of a 7PRS signal is 
required, as stated in [9, p. 30], it has the advantage of enabling the use of the more 
frequency efficient coding scheme. Inspection of Table 3.1 reveals that, for the same 
bandwidth efficiency, a smaller number of levels are also required for the correlative 
coding scheme than for memoriless systems. 
The decoding of partial response modulation schemes usually reqUIres the use of 
decision feedback equalisers (DFEs) to remove lSI introduced by the partial response 
modulation. DFEs could suffer from a loss of performance during certain fading 
situations. Therefore, partial response schemes have not been very popular [63, p.191]. 
It is clear that the use of partial response signalling has a number of substantial 
advantages, but unfortunately also some disadvantages. 
3.8 SUMMARY 
Partial response signalling is a frequency efficient data communication scheme. 
Different frequency spectrums can be realised - in order to satisfY specific needs - by 
using different coding schemes, a number of which are discussed in this chapter. 
However, these schemes all have nulls at submultiples of the data frequency. This tends 
to cause problems in clock synchronisation and techniques commonly used for this 
purpose - such as raising to a power - might not be successful. A price has also to be 
paid in SNR for realising the desirable spectral-shaping characteristics of PRS 
I See paragraph 2.3.1 
rECHNIKQ 
VRYSTMT/FRff STATi 
© Central University of Technology, Free State
41 
signalling, since the energy required to achieve the same probability of error as binary 
antipodal signalling is 2, I dB greater [17, p. 273] . 
Error propagation in partial response signalling is prevented by precoding. However, 
the positive effect of this, is questioned by some experts. 
The PRS signal is received as a continuously varying voltage and a decision has to be 
made regarding its level during each symbol interval. Certain definite decision levels 
are defined for this purpose. These levels are not necessarily separated by an equal 
amount, but may differ from one level to the next, depending on the probability of 
occurrence of the specific level. 
PRS signals are normally modulated onto a carrier before transmission. 49QPRS, that 
use two seven-level amplitude modulated PRS signals in quadrature, has a frequency 
efficiency of 4 bits/seclHz. 
Even though the use of PRS has not been particularly widespread, it has a number of 
very desirable qualities and is still regarded as a practical way of realising the maximum 
possible theoretical frequency in a data communications system. Because of these 
qualities, researchers are still investigating new ways of utilising this coding technique. 
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CHAPTER 4 
CARRIER SYNCHRONISATION 
Since a carner frequency recovery technique for a hypothetical 49QPRS data 
communication system was developed during execution of the project, the 
specifications of such a system are defined before a number of typical recovery systems 
are described. Both closed- and open-loop techniques receive attention. However, 
special attention is given to a process of carrier frequency recovery by means of the 
combined recovery of a pilot tone and repeated calculation of the correlation between 
the recovered signal and a locally generated signal. 
4.1 INTRODUCTION 
When data is transmitted from one location to another, the receiver must be capable of 
reconstructing the . time base of the transmitter in order to be able to convert the 
received signal into a sequence of data symbols [39, p. xiii]. Two levels of 
synchronisation are investigated for the purpose of the project: 
• Carrier synchronisation: The phase and frequency of the receiver carner 
oscillator should be aligned with that of the transmitter if the bit stream is 
modulated onto a carrier. This process is discussed in this chapter. 
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• Clock synchronisation: Since the clock of the receiver controls the sampling of 
the input signal, it should be aligned with that of the transmitter - running at the 
symbol rate. This process is discussed in Chapter 5. 
Lee and Messerschmitt [36, p. 524] emphasise a major difference in the operational 
characteristics of a clock and carrier recovery circuit. In timing recovery, the frequency 
of the recovered signal should be equal to the average symbol rate of the input, but 
transient variations in symbol rate should be ignored - as should noise or any other 
interference. Any fluctuations in the symbol timing rate can be assumed to be a 
consequence of interference such as noise. In carrier recovery, by contrast, the phase 
of the carrier on the input signal should be tracked as closely as possible. Unlike timing 
phase, several causes can introduce fluctuations in the carrier phase and frequency. To 
demodulate the signal successfully, these fluctuations should be replicated on the 
locally generated carrier. From this it is obvious that the ideal operation of clock and 
carrier recovery systems differ considerably. 
Carrier and clock synchronisation techniques will be considered in turn. Some 
important aspects of the acquisition of synchronisation are discussed in paragraph 
4.3.5.2. Since the development and assessment of synchronisation techniques for a 
hypothetical 49QPRS signal is the main aim of the project, the specifications of the 
system under consideration are defined. 
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4.2 SPECIFICA nONS OF 49QPRS SYSTEM UNDER CONSIDERA nON 
The following are the main characteristics of a 49QPRS system defined in order to 
study possible synchronisation techniques for partial response systems: 
Coding: 7PRS using coders and precoders. 
Pulse-shaping filter: In order to limit the amount of processing required at the 
receiver, this function was not split between the transmitter and the receiver, but was 
done by only one filter - at the transmitter. 1 The impulse characteristic of the filter is 
shown in Expression 2.12. 
Carrier frequency: 3 600 Hz. 
Carrier recovery technique: Pilot tone at I 200 Hz with correlation loop. 
Data rate: 9 600 Bits per second. 
Symbol period: 416.67 microsecond. 
Clock frequency recovery technique: Absolute value rectifier with limited pre-
proceSSing. 
Typical carrier recovery techniques are considered, followed by a description of the 
actual technique used in the project. 
I See Paragraph 2.6 for the optimum characteristics and position of the pulse-shaping filter. 
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4.3 CARRIER SYNCHRONISATION 
Since the modulation scheme under consideration produces a double-sideband, 
suppressed-carrier (DSBSC) signal, the regeneration of a local carrier signal by the 
receiver is required. The recovery of the modulating signal from the modulated signal 
is called synchronous detection, or coherent detection. For coherent detection, there is 
no difference in performance between the baseband system and the AM system. 
Incoherent forms of demodulation lead to poorer performance than that of coherent 
detectors [49, p. 339). 
Coherent detection has the unique feature that the noise component of the output 
message appears additively with the message, irrespective of the input signal-to-noise 
ratio [21, p. 497]. This distinguishes coherent detection from all other demodulation 
techniques. 
In order to recover the modulated signal, there should be some knowledge of the 
relative phase of carrier used for modulation. In fact, both the correct phase and 
frequency must be known to recover the modulating signal successfully. Stremler [57, 
p. 223) describes this phenomenon as follows: 
Assume that there is a small frequency error, !t.m, and a phase error, B 0 ' in the locally 
generated carrier signal at the receiver. During demodulation, the receiver then forms 
the product, 
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A(I)cOS[( 1iJ, +!l.IiJ)1 + Bol = h(l)cos IiJ i cos[( 1iJ, +!l.IiJ)1 + Bal 
= t h(1)cos[(!l.IiJ)1 + Bol + th( I) cos[(21iJ , +!l.IiJ)1 + Bol (4.1) 
where 1iJ , = carrier frequency 
!l.1iJ = frequency error 
B 0 = phase error 
h( t) = modulating signal 
The second term on the right hand side of Expression 4.1 is centred at twice the carrier 
frequency and can be filtered out by a lowpass filter. The output of this filter is then: 
eo = t h(t)cos[(!l.IiJ)t + Bol (4.2) 
The output is therefore equal to th(t) - the modulating signal - only if both !l.1iJ and 
B 0 are zero. Now consider the case where there is no frequency error, so that there is 
only phase error. The filter output now reduces to: 
eo(t) = t h(t)cos Bo (4.3) 
The phase error in the local oscillator causes a variable gain factor in the output signal 
that is proportional to the cosine of the phase error. For small, fixed phase errors, this 
is tolerable, but for errors approaching ±90° the received signal disappears. A 
randomly, varying phase error results in unacceptable performance. 
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In closed loop carrier recovery systems, the signal due to the phase error is used to 
adjust the phase of the locally generated signal and zero phase error indicates 
generation of a signal of the correct frequency and phase. However, the error signal 
vanishes not only for zero error, but also for () 0 = ±7r. This points to a problem 
inherent in most tracking systems [39, p. 12). 
If there is only frequency error, Expression 4.2 simplifies to: 
eo(t) = 1h(t)cos(~{j})t (4.4) 
Instead of recovering the original signal, the output consists of the product of the 
modulation signal multiplied by a low frequency sinusoid. This results in undesirable 
distortion. 
From the above it is obvious that ideally both the frequency and phase of the locally 
generated carrier signal should be identical to that of the transmitted signal. The 
function of the carrier recovery circuit can therefore be described as follows [39, p. 7]: 
• Generating a local frequency of {j} c . 
• Estimating the phase difference between the outputs of the transmitter carner 
frequency generator and the local carrier frequency generator. 
• Adjusting the phase of the receiver oscillator to correspond with that of the 
transmitter. 
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CClTT recommendations traditionally call for an ability to deal with a user-to-user 
frequency shift of 7 hertz, but such shifts can only be generated by very old analogue 
carrier systems. A 1982/1983 survey of the USA telephone network revealed a shift of 
two hertz on only 0.2% of all connections. All carrier recovery loops are well able to 
follow this [4, p. 31). Luise and Reggiannini [37, p. 1169] refer to a preferable 
oscillator stability better than 10-7 • 
A number of fast-converging methods for the solution of the carner frequency 
recovery problem have been presented in the literature. Among these techniques, the 
use of a periodic sequence of training bits to achieve an accurate estimate of the 
frequency at which the input spectrum peaks, is mentioned [37, p. 1169). Recovery of 
both carrier and bit timing in a PSK system is often aided by a preamble to the data 
signal that contains an alternating bit pattern of known phase [56, p. 507]. However, 
alternative schemes do not require the presence of a training sequence. 
The following techniques are typically used for carrier recovery: 
• Phase-locked loops 
• Costas loops (a type of phase-locked loop) 
• Squaring loops and fourth-power devices 
• Remodulation 
• Transmission of a reinserted carrier or pilot tone 
Since a variation of the last type referred to above was implemented in this project, 
only brief descriptions of the operation of the other types are given. 
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4.3.1 PHASE-LOCKED LOOPS 
A phase-locked loop (PLL) basically consists of three elements, VIZ. a phase 
comparator, a lowpass filter and a voltage-controlled oscillator. These devices are 
connected as shown in Fig. 4.1. 
INPUf 
VOLTAGE 
V;(t) 
Phase 
Detector 
• 
Volt) 
Vd 
Low-pass 
V, 
Fitter 
Figure 4.1: Block diagram of basic phase-locked loop. 
Vohage-controlled t--Oscillator 
Killen [30, p. 50] describes the operation of a PLL as follows : 
Assume a sinusoidal input voltage described by: 
~(I) = AI sin(w,1 + B,) (4.5) 
where w, = frequency of input voltage 
B, = relative phase of input voltage 
The output of the voltage-controlled oscillator (VeO) is: 
(4.6) 
where W o = frequency ofVeO output 
Bo = relative phase ofVCO output 
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The phase comparator may be modelled as a four-quadrant multiplier. Thus the output 
of the multiplier is: 
(4.7) 
where K", is the multiplier gain. 
If Expression 4.7 is expanded, it results in an expression that contains sums and 
differences of the input frequency and the local oscillator frequency. The sum-
frequency term is filtered by the filter and its output can be written as: 
(4.8) 
If the PLL is locked to the input signal, OJ, = OJ o ' Expession 4.8 reduces to: 
(4.9) 
where B, - Bo is the phase error. 
Expression 4.9 describes the error voltage that is applied to the veo to maintain lock. 
This is shown in Figure 4.2 [30, p. 175]. With no phase error present, the error voltage 
decreases to zero. 
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Figure 4.2: Typical phase detector characteristics [30, p. 175). 
If, due to a disturbance in the input signal, the err 
or more cycles. 
4.3.2 COSTAS LOOPS 
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skip one 
Synchronous receiving systems often use costas loops for demodulation of DSBSC 
signals. Figure 4.3 shows the block diagram of a costas loop. 
A costas loop consists of two coherent detectors supplied with the same input signal. 
Roden [49, pp. 337-338) describes the operation of the costas loop as follows: 
;398 
.. ~. 
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Figure 4.3: Block diagram of costas loop. 
Assume an input of: 
(4.10) 
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where B, = phase shift of the transmitter oscillator relative to the phase of a 
hypothetical observer. 
With a veo output of: 
(4.11) 
where B 0 = relative phase of the local oscillator 
the output of the upper lowpass filter is equal to: 
Vu(t) = + A(t)sin( B, - Bo) (4.12) 
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This output is therefore proportional to the sine of the phase difference. This is only 
true if the frequency of the local oscillator is equal to that of the transmitter. If the two 
frequencies are not equal, the phase difference includes a linearly increasing tenn. In 
the same manner, the output of the lower lowpass filter can be given by: 
(4.13) 
The output is therefore proportional to the cosine of the phase difference. These two 
signals are multiplied together and the result is the error tenn: 
V,(I) = ·H'(/ )sin(O, - 0o)cos(O, - 00 ) 
= tA' (/)sin[2(O, - 00 )] (4 .14) 
The loop filter extracts the average value of A' (I). The error tenn is therefore 
proportional to the sine of twice the phase difference, and the loop drives this tenn 
toward zero. However, it should be noted that the loop drives not only to the correct 
phase, but also to the correct frequency. 
In the case of a quadrature system, if the carrier has the wrong phase, interference 
between the channels can be expected in addition to loss of desired signal power [56, 
p. 257]. Channel I would give: 
(415) 
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where cos( B, - B 0> indicates loss of power and the second term indicates interference 
by the Q channel. 
A similar situation occurs for Channel Q and the output is: 
(4.16) 
The performance of costas loops can be optimised by using integrate-and-dump filters . 
The disadvantage of this is the need for symbol timing of the integrators [43, p. 261]. 
4.3.3 SQUARING LOOPS 
Squaring loops are typically used in quadrature amplitude modulation (QAM) 
applications where the acquisition time of PLLs are too long and if more than 73% of 
transmitted power is due to one of the quadrature components [43, p. 261]. The 
decision as to whether to implement a costas loop or the classical squaring loop design 
amounts to a design decision between the difficulty of implementing the squaring 
device and the difficulty of keeping the costas loop arm filters nearly matched [55, 
p. 447]. According to Tomasi [65, p. 44], conventional squaring loops are less able 
than costas loops to accurately recover a carrier from a poor-quality received signal. 
Figure 4.4 [19, p. 134] shows the block diagram of a squaring circuit. 
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Figure 4.4: Block diagram of a squaring loop used for carrier recovery. ' 
The operation of this circuit can be described as follows: 
The DSBSC input signal is: 
v, (t) = A(I) cos(2;if,I) 
This signal is squared, giving: 
y(l) = A'(t)cos'(2;if,t) 
A' (I) 
= --[I + cos(4;if,t)] 
2 
(4.17) 
(4.18) 
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This signal is passed through a narrow-band filter centred around 2 j,. This signal is 
used to drive a PLL at twice the required output frequency. The output frequency of 
the PLL is divided by two, to give the required output. 
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It is also possible to use the output of the frequency divider directly without using a 
PLL type circuit to track the required frequency. However, since the squaring circuit 
tends to increase the noise near the desired double-frequency carrier component [57, 
p. 623], a very narrow bandpass filter is required if a loop is not used. 
As a result of the frequency division, there is a phase ambiguity of 7T: radians. If a 
signal of the incorrect phase is used, the polarity of the demodulated signal will be 
inverted. In the case of data communications, this can have serious consequences and 
provision should be made to prevent this from happening. 
When less than 73% of the total power is in the largest power quadratic component in 
QAM, modified versions of the raising-to-a-power technique are required. 
Modifications involve replacing squarers by fourth-power devices, divide and multiply 
by two networks by divide and multiply by four devices, and centring filters at 4/, 
[43, p. 261]' 
Alternatively, a technique of remodulation can be utilised. 
4.3.4 REMODULA TION 
A remodulator can also be used for carrier recovery [43, p. 261]. The received signal is 
first demodulated using quadrature versions of the local carrier. The two message 
outputs are each lowpass filtered, symmetrically limited, and used to multiply 
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(remodulate) quadrature versions of the input signal, after being delayed slightly to 
compensate for network delays. A summation of the product outputs (with appropriate 
sign) is bandpass filtered and limited to remove amplitude fluctuations. The final signal 
is the local carrier that was used at the beginning of the process, as described. The 
remodulation technique does not contain a phase ambiguity as found in many other 
carrier recovery techniques. 
4.3.5 PILOT CARRIER SYNCHRONISATION 
A residual carrier signal is available for synchronisation purposes in a double-sideband 
amplitude-modulated system. Isolation of the unmodulated carrier from the composite 
frequency spectrum implies the use of, inter alia, narrow-band filtering. However, with 
DSBSC signals, a technique commonly used to enable carrier synchronisation, the 
addition of a pilot carrier signal is used. If the receiver oscillator is phase-locked to the 
incoming pilot tone, and the pilot is lost for some reason, the system should continue 
to operate satisfactorily for a limited period of time [54, p. 100]. When there is no 
separate pilot, the signal is said to be self-synchronising. Self-synchronisation is not 
practical as a rule, unless the symbol SNR exceeds about 6 dB [56, p. 504]. 
Due to the following reasons it was decided to implement carrier synchronisation using 
a type of pilot tone technique: 
• Ease of implementation in a discrete-time system. 
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• A desire to evaluate the execution time and general performance of a correlation 
calculating technique of maintaining synchronisation and obtaining an undistorted 
camerwave. 
• The suitability of the frequency spectrum of the 49QPRS signal under 
consideration. Figure 4.6 shows spectral nulls at, inter alia, 2400 Hz and 1200 Hz. 
This corresponds to the expected response as derived from Figure 3.2. For this 
reason a pilot tone was transmitted at 1200 Hz. 
4.3.5.1 PRINCIPLES OF OPERATION 
The pilot tone is generally sent outside the passband of the modulated signal so that it 
will not interfere with the modulated signal [57, p. 233]. Early modems that employed 
vestigial-sideband modulation transmitted a carrier tone in phase quadrature [16, p. 
221] . Two pilot tones, at the edges of the data spectrum, could also be transmitted. 
The received signal can then be represented as [16, p. 221]: 
s(t) = m(t) cos[ (j) c/ + !:J.{j)/ + O(t) + ¢] + met) sin[ (j) J +!:J.{j)/ + 0(/) + ¢] (419) 
+a cos[(j) L / +!:J.{j)/ + 0(/)] + a cos[(j) H / + !:J.{j)/ + O(t)] 
where !:J.(j) = frequency distortion 
0(/) = phase jitter 
(j) H = upper pilot tone 
(j) L = lower pilot tone 
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The pilot tone components are multiplied together and lowpass filtered to yield a 
cosine term of frequency liJ H -liJ L . This term is used to drive a phase-locked loop. 
In the system under consideration, a number of frequencies contain virtually no signal 
power, and the pilot tone was selected so that it fitted into one of these spectral gaps. 
Figure 4.5 shows a block diagram of the DSP carrier recovery technique developed in 
the project. 
MODUATED 
INPUT 
, 
Bandpass 
ittter (f/.3) 
Frequency 
muhiplier (0) 
, 
Bandpass 
ittter (f,) 
Phase 
correlator 
,Ir 
Calculate 
sine and cosine 
+ 
SINE AND COSINE 
OUTPUTS 
FIGURE 4.5: Flowchart of a DSP pilot tone carrier recovery scheme. 
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At the transmitter two 7PRS signals are modulated in quadrature - to give a 49QPRS 
constellation - at a carrier frequency of 3 600 Hz. As shown in Figure 4.6, a spectral 
null occurs at 1 200 Hz. This frequency is obviously suitable as a pilot frequency. 
16384 samples at 40000 Hz 
O.OK 2.0K 4.0K 6.OK S.OK 10.OK 
Power Spectrum - Freq(Hz) - Dataset 0 
Figure 4.6: Frequency spectrum of 49QPRS system as developed. 
The operation of the circuit can be described as follows: 
The pilot tone is extracted from the modulated signal by bandpass filtering at 1200 Hz. 
Using downsampling [13, p. 13], this frequency is multiplied by three and again 
bandpass filtered - at 3600 Hz. The output is at the correct frequency, but since the 
pilot tone might have been degraded by noise on the transmission channel, it may also 
contain a substantial amount of noise. In order to obtain a noise-free signal, as well as 
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the cosine of the sine wave recovered thus far, this signal is phase correlated to a built-
in sine table in the DSP processor. 
This correlation process takes place every eleventh sample. At a sampling rate of 
19200 Hz, this corresponds to a correlation/phase adjustment once every 2.0625 
cycles of the 3 600 Hz carrier wave. The correlation value is calculated over a period 
of the previous twelve values of the regenerated carrier wave. The position on the 
sinetable, corresponding to the maximum correlation value, is determined and used as 
reference for the duration of the next eleven samples. Sine and cosine values are read 
from the built-in sinetable for demodulation of the received 49QPRS signal during this 
time. 
Since the sinetable has 256 values, the phase adjustment is done with a resolution of 
l. 40625 degrees. It is appreciated that a correlation length of slightly more than two 
cycles is substantially less than the generally accepted minimum value of five cycles 
[24, pp. 195-196]. A compromise had to be arrived at regarding the correlation length 
between the better accuracy of a longer length, and the additional processing time 
required by longer sequences. However, considering that the aim of the correlation 
procedure is not to determine the relative wave shapes of two signals, but only to 
determine the relative phase of the recovered signal, the correlation length as specified, 
was decided on. This decision proved to be correct during the eventual evaluation of 
the process. The process of cross-correlation between the recovered signal, g, (I), and 
the signal, g,(I), read from the sinetable, can be described as follows [19, p. 60]: 
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(4.20) 
where I; = the period of the recovered frequency. 
The resulting cross-correlation value is also periodic, with a period equal to I;. This is 
shown in Figure 4.7. Here the cross-correlation between two periodic signals with the 
same frequency is plotted at different phase angles between the signals. 
~ R 
~ n 
o 
" 
n 
Pha.se difference (degrees:) 
Figure 4.7: Cross-correlation between two periodic signals at different relative 
phase angles. 
Due to the accuracy and stability of the crystal-controlled oscillators on both the 
transmitter and receiver DSP boards, the process as described, proved to be sufficient 
and very small phase adjustments were required to keep the two oscillators in phase2 
2 See Paragraph 8.4.1 for typical values. 
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4.3.5.2 ACQUISITION CHARACTERISTICS 
Since loops using self-acquisition can be guaranteed to acquire synchronisation in a 
reasonable time only under very benign circumstances [55, p. 450], acquisition is often 
carried out with the aid of special predetermined transmitted sequences [17, p. 405] . 
The time required for loop acquisition will vary widely as a function of the initial phase 
error [55, p. 450). 
A basic characteristic of the system under discussion is that for a maximum period of 
I 12 x - = 625J.1S j, 
(or 2.0625 cycles of the carrier wave) after the beginning of reception, the transmitting 
and receiving oscillators run unsynchronised. At that stage, the correlation between the 
oscillators is calculated for the first time. This typically results in a large initial phase 
adjustment, followed by small (or no) adjustments at subsequent points of calculation. 
This is totally acceptable, considering that a synchronisation acquisition time of 
N = 0.7 j , cycles 
B 
where B is the -3 dB bandwidth ofthe carrier bandpass filter 
or alternatively, for the system under consideration 
(4.20) 
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t=N-
Ie 
= 0.7 x 3600 x 3600 
200 
= 3.5ms 
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is considered as typical [30, p. 155). Figure 4.8 shows the acquisition and tracking 
response of the carrier recovery technique under discussion. Note that the phase is 
adjusted every eleventh sample. Also note the big initial adjustment. Although the y-
axis of the figure is limited to show a maximum phase adjustment of 45 degrees, in 
actual fact the initial adjustment in the case shown was 168 degrees. Similar values for 
the initial adjustment are shown in Chapter 8. 
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Figure 4.8: Typical acquisition and tracking response of carrier recovery 
technique. 
From the response shown it is also clear that, once the local oscillator has been locked, 
relatively small phase adjustments are required to maintain synchronisation. 
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4.3.5.3 PROBLEMS ASSOCIATED WITH PILOT CARRIER SYSTEMS 
Kobayashi [33, p. 268] identifies the following problems associated with a pilot carrier 
system: 
• Phase jitter of pilot carrier, caused by data components near the carrier 
frequency contributes to errors in the phase estimate and results in 
distortion of the demodulated signal. (Since the pilot is positioned in a 
spectral null of the modulated 49QPRS signal, this effect is limited.) 
• The phase characteristic of the transmission media tends to be highly non-
linear near the cut-off frequency region at which the pilot carrier is typically 
located. (Since the pilot is located at I 200 Hz, while the signal spectrum 
extends beyond this frequency in both directions, this problem is limited.) 
Sklar [55, p. 451] states that if conditions are such that the phase variance is large, 
increasing the data signal-to-Gausian-noise ratio may not be effective in reducing the 
detected error probability. It should be noted here that the presence of an irreducible 
error in these situations is a characteristic of residual carrier designs with constant loop 
SNR. Suppressed carrier tracking loops do not tend to have irreducible errors, because 
an increase in the data SNR will increase the SNR of the suppressed carrier tracking 
loop, reducing tracking error. 
A potentially senous problem as~ociated mainly with suppressed carner loops -
therefore less common with systems using pilot tones - is that offalse lock. This can be 
a problem, especially during acquisition of carrier phase. The interaction of the data 
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stream with the loop non-linearities and loop filters will produce sidebands in the 
spectrum that is input to the phase detector. These sidebands can contain stable 
frequency components. Care must be taken that these stable components are not 
allowed to capture the tracking loop. If the loop is captured, it will appear to be 
operating correctly; the VCO control signal will be small but the VCO output will be 
offset in frequency from the correct carrier component. This is false lock. False lock is 
a hardware implementation problem that typically sets an effective lower limit on the 
bandwidth of the loop filters. Residual carrier loops, having fewer non-linear elements 
are not usually bothered by false locking [55, p. 446]. 
4.4 SUMMARY 
A number of different open- and closed-loop carner recovery techniques were 
discussed. Hagiwara and Nakagawa [18, p. 1882] identifY the following characteristics 
as highly desirable for any carrier tracking system: 
1. Fast acquisition. 
2. Wide pull-in range. 
3. Good noise suppression. 
Modern DSP processors are particularly suited for calculation of the cross-correlation 
of data sequences and are frequently used for this purpose in signal processing 
environments - as described by Sheers [53, p. 31] and Scott and Olasz [52, p. 2263]. A 
process of correlation to phase synchronise the local oscillator of a receiver with that 
of the transmitter, on condition that the free-running frequency of the two oscillators is 
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similar, was therefore developed to phase synchronise the local oscillator of a data 
receiver with that of a transmitter. This technique appears to fulfil the first and third 
requirement as specified above. It was implemented in DSP and evaluated. Its 
performance is described in Chapter 8. 
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CHAPTERS 
CLOCK RECOVERY 
A clock recovery technique for the hypothetical data transmission system, as specified in 
Chapter 4, was developed during execution of the project. Therefore, a number of typical 
timing recovery techniques are discussed in this chapter. Special attention is given to 
spectral line methods, using non-linearities. Use of a special pre-filter, required to 
maximise the amplitude of the recovered clock signal, is also described. Finally, the 
possible use of an absolute value rectifier, used in conjunction with the pre-filter as 
mentioned above, in a clock recovery system is discussed. The combination of a special 
bandpass filter', the pre-filter2 and an A VR proved to be a very successful, novel 
technique of recovering the clock signal. 
5.1 INTRODUCTION 
Synchronisation requirements imply that a certain minimum density of information signal 
transitions is required to provide a continuous indication of symbol boundaries. Certain 
provisions might be required to insert artificial transitions into the transmitted waveforms. 
The following are short descriptions of four techniques used for ensuring the existence of 
signal transitions for timing recovery [2, p. 171]: 
I As described in Paragraph 2.3.2. 
, As described in Paragraph 5.3.4.1. 
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1. The data sequence is maintained so that long transition-free sequences do not 
occur. 
2. The transmission system can insert transition bearing bits at fixed positions into the 
data stream. This would avoid extended transition-free periods during which 
synchronisation can be lost. 
3. As in (2), but only when required to terminate a long string ofO's or 1 's. 
4. Data are scrambled to prevent repetitive data patterns and to generate pseudo-
random data sequences for any given input sequence. This enhances the clock 
recovery capability of data receivers [16, p. 218]. However, some simple 
scramblers show a vulnerability to a dropped or added bit. In this event, disastrous 
error propagation ensues [17, p. 453]. 
Lathi [35, p. 200] identifies three general methods of synchronisation: 
1. Derivation from a primary or a secondary standard. In this case, both the 
transmitter and the receiver are slaved to a master timing source. This method 
is suitable for large volumes of data and high-speed communication systems. 
Because of the high cost, it serves no purpose in the system under 
consideration. 
2. Transmitting a separate synchronising signal (pilot clock). 
3. Self-synchronisation, where the timing information is extracted from the 
received signal itself. 
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During development of the clock recovery scheme under consideration, the study was 
limited to self-synchronisation only making use of one demodulated sequence, even 
though there may be advantages in taking both data sequences into account [3, p. 259}. 
Therefore, only this type of technique is considered. Lee and Messerschrnitt [36, p. 561} 
distinguish between two types of self-synchronisation timing recovery techniques: 
I. Deductive timing recovery: This technique extracts a timing signal directly 
from the incoming signal. As shown in Figures 5.1(a) and (b), a PLL mayor 
may not form part of such a circuit. 
2. Inductive timing recovery: It uses a feedback loop to derive a timing signal, 
and not merely to reduce jitter of the signal already recovered. This technique 
is shown in Figure 5.1(c). 
yet) -+l Detector I 
(a) Timing 
recovery Timing tone 
yet) -+l Detector I 
• 
~ Timing PLL 
-
p 
recovery r 
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nning tone 
yet) ~ ~. I ·1 P I Detector 
• 
(e) 
PLL .. 
Tim ing tone 
Figure 5.1: Block diagrams of (a) and (b) deductive, and (c) inductive timing 
recovery schemes. 
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The following is an adapted version of the description in [39, pp. 3-5] on the operation of 
clock recovery systems in general: 
The transmitted signal can be written as: 
~ 
d(t) = La.g(1 - kT - eJ) (5.1) 
k=-oo 
where a. = the k-th data bit transmitted 
T = bit duration 
g( I) = filtered signal 
eo = a constant, unknown time shift of the transmitter time axis relative to the 
time reference of a hypothetical observer. 
In the simplest case, this signal arrives D seconds later - essentially unchanged - at the 
receiver. D is written as the sum of multiples of T plus a fractional time delay e J. Thus: 
D=MT+eJ (5.2) 
Since only the sequence of symbols is of importance, the delay MT is of no concern and 
the received signal is written as: 
y(l) = d(1 - eJ) + n(l) 
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= 'L,a.g(t - kT - 6 T T) +n(t) (5 .3) 
• 
where 6 T = 6 0 + 6 c and n(t) IS nOIse. 
The receiver must somehow extract the timing information from the received signal itself 
From Expressions 5.1 and 5.3 it may be concluded that the receiver clock may be used as 
the time reference if it is assumed that the receiver has a perfect oscillator running at 1 IT 
with a phase 6 R . Only the difference (6 T - 6 R) is of concern. The task of synchronisation 
can now be defined as: 
• Ensuring the correct frequency of the receiver clock by making use of a device 
such as a non-linearity. 
• Estimating the misalignment (6 T - 6 R) between the received signal and the 
receiver clock. 
• Using this estimate to generate a reference time axis in alignment with the 
received signaL 
Meyr and Ascheid [39, pp. 11-12] divide synchronisers into three categories: 
1. Error tracking, e.g. PLLs. 
2. Maximum seeking and post filtering. The transmitter initially transmits a training 
sequence of known symbols to the receiver. Assume that the pulse shape, d(t), is 
known to the receiver. The useful part of the signal, 
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y(t) = s(t,&r)+n(t) (5.4) 
where S(t'&T)= "[.a.d(t-kT-&T7) 
is now known to the receiver, with the exception of the time shift & r, which must 
be estimated during the training period. 
3. Non-linearity and post filtering. This alternative was studied in particular during 
execution of this project. 
The following is a description of a number of typical timing recovery techniques. 
5.2 APPROXIMATE MAXIMUM-LIKELmOOD METHODS. 
Many timing recovery schemes, approximating maximum likelihood timing recovery 
techniques, have appeared over time. One such method, called the sample-derivative 
method, is shown in Figure 5.2 [36, p. 576]. 
This technique will attempt to move the sampling phase until the derivative is zero, which 
occurs at the peak of the signal. 
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Figure 5.2: Block diagram of sample-derivative timing recovery circuit. 
Another, related, closed-loop technique is the early-late gate method. In this type of 
synchroniser, the input signal is sampled two extra times, once prior to the optimum 
sampling instant and once after the optimum instant by the same amount. The first of these 
will tend to include a little of the previous, and the second a little of the next symbol. The 
sampling instants are adjusted until the two extra samples are equal. 
5.3 SPECTRAL LINE METHOD OF TIMING RECOVERY 
The spectral line method is often (but not always) suitable for timing recovery. Lee and 
Messerschmitt [36, pp. 564-565] explain the operating principle of a spectral line method 
of timing recovery - the most popular method of timing recovery - as follows : 
A baseband PAM signal carrying discrete-time digital information, 
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00 
yet) = L,a. g(t - k1) (5.5) 
"=-<10 
is cyclostationary, meaning that its moments vary in time and are periodic with a period T, 
the symbol intervaL Consider the new random process 
Z(t) = f(y(t» (5 .6) 
where f 0 is a memoriless non-linearity. 
The mean-value of Z(t), E[Z(t)] is non-zero and periodic with period 1. This mean-
value can be regarded as a deterministic component of the random process Z(t), 
consisting of a fundamental at the baud rate and harmonics. The characteristic can be 
exploited for timing recovery by forming Z(t) and passing it through a bandpass filter 
centred at the baud rate. Assuming a random data sequence, the existence of discrete 
spectral components requires both that the data sequence has a non-zero mean value and 
that the Fourier transform of the data pulse does not vanish at some multiple of the pulse 
repetition frequency (14, p. 913]. 
This is referred to as a linear spectral-line method. In the case of a 7PRS signal, the mean-
value is zero and a non-linear spectral-line method is required. In any case, a requirement 
that the data symbols have a non-zero mean, and that the excess bandwidth be at least 
100%, usually rules out the linear spectral line method. 
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5.3.1 NON-LINEAR SPECTRAL LINE METHOD 
A popular method of symbol timing recovery consists of passing the incoming signal, 
either at an intermediate frequency (IF) or at baseband [41, p. 29], through absolute value 
rectifiers (A VR), square-law rectifiers (SLR) or fourth-law rectifiers (FLR) in conjunction 
with bandpass filters to extract the symbol frequency. 
It is not necessary to demodulate before timing recovery. By deriving timing directly from 
a passband signal, timing recovery is completely decoupled from other functions in the 
receiver. A passband signal can be passed directly through a non-linearity and a tone that 
can be bandpass filtered will result. This technique is called envelope derived timing [36, 
p. 570]. However, baseband rectification provides an advantage over intermediate 
frequency rectification, at least for medium and high signal-to-noise ratios [12, p. 1141]. 
5.3.2 SQUARE-LAW NON-LINEARITY 
Since clock circuits with non-linearities other than square-law devices are hardly tractable 
mathematically, and their performance is mainly known from simulations [12, p. I \39], the 
following analysis is based on a hypothetical circuit by making use of a square-law device. 
Takasaki [61 , p. 16] describes this process, shown blockdiagrammatically in Figure 5.3, 
as follows : 
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Figure 5.3: Block diagram of a basic non-linear spectral line timing recovery system. 
The magnitude (amplitude and phase) of the clock component X ' (fo), extracted through 
square-law non-linearity can be expressed by an inner product of two functions . 
(5 .7) 
where (IW(f)J)' = pattern function 
il (f) = waveform function 
The pattern function depends only on the pattern of a pulse sequence, whilst the waveform 
function depends only on the waveform of a single reshaped pulse on the input of the 
square-law device. 
Assuming a baseband signal as in Expression 5.5, with both a. and get) complex-valued, 
Lee and Messerschrnitt [36, p. 566] describe the operation of the square-law circuit as 
follows : 
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The magnitude squared of the process as in Expression 5.5 depends on the correlation 
function of the data symbols. Assuming they are white - a reasonable assumption for 
random data -
E[a a *J = u ' ,s m n A m- n (5 .8) 
where am and an are signal a at times m and n respectively 
* indicates correlation 
u~ = variance of A with u~ = EOX!' ]-IE[X~' [36, p. 36] 
From this it follows that: 
~ , 
E[jx(t)I ' ] = u~ ~]p(t - m1)1 (5 .9) 
The expected value is periodic with a period equal to the symbol rate. The fundamental of 
this signal can be extracted by a bandpass filter. Some ofthe random component in ly(t)I' 
will pass through the filter and result in timing jitter. It is generally desirable to have a 
larger timing tone. Then random components and noise will contribute relatively less to 
the jitter. 
The behaviour of a clock recovery system using a square-law rectifier (SLR) followed by a 
resonant circuit depends on the excess bandwidth of the driving pulses in such a way that 
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performance is satisfactory for medium and large values of a , but it becomes poor as a 
decreases. In the extreme case of minimum bandwidth Nyquist pulses (with a = 0), this 
method of clock recovery fails [12, p. 1139]. In [14, p. 917] it is stated that bandwidths 
greater than 50% in excess of the Nyquist bandwidth are unnecessary, but that rms jitter is 
approximately inversely proportional to the excess bandwidth parameter, a [14, p. 919]. 
Sklar [55, p. 454] suggests a modified type of square-law non-linearity - as shown in 
Figure 5.4. 
y(t) 
Delay 
T/2 
}--.J Bandpass 1-..... -1 
fdler 
Figure 5.4: Open-loop synchroniser with delay and multiply. 
sgn Timing 
signal 
Instead of squaring the incoming baseband signal, the signal is delayed by a half symbol 
period before multiplying. This delay is the best possible value since it provides the 
strongest Fourier component [55, p. 455]. 
5.3.3 ALTERNATIVE TYPES OF NON-LINEARITIES 
Even though square-law rectification may be regarded as the "standard" non-linearity to 
be used in clock recovery systems, it is not the only type of non-linearity used for this 
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purpose. In fact, in many instances absolute value rectifiers (A VR) or alternatively fourth-
law non-Iinearities (FLR) perfonn better than SLR. 
Widely differing opinions regarding the relative perfonnance of different non-linearities 
appear in the literature. The following is a short summary of a number of such opinions: 
SLR fail with strictly bandlimited pulses. Baseband A VR has the best perfonnance, 
whereas IF-A VR and FLR are roughly equivalent [12, p. 1141). Use of an FLR has been 
suggested in place of an SLR for applications with rolloff as low as 0,12. Under these 
conditions SLR does not perfonn well [12, p. 1139). With duobinary coding, a baseband 
A VR outperfonns a FLR by almost one order of magnitude at large signal-to-noise ratios 
(12, p. 1142). For high values of signal-to-noise ratio, A VR gives better perfonnance 
levels than SLR [3, p. 277). According to Lee and Messerschmitt [36, p. 568], in discrete-
time, a SLR usually has a considerable advantage over both A VR and FLR systems. 
In the case of full wave rectification on a binodal signal, the clock component can be 
enhanced by clipping the upper half of the pulse. It has been shown that a clipping ratio in 
the neighbourhood of 0,3 maximises the extracted component [61, p. 88). Ridout 
describes a timing signal recovery scheme for 3PRS signals, which uses the circuit as 
shown in Figure 5.5 [48, p. 354). 
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FIGURE 5.5: Block diagram of full wave rectifier clock recovery scheme for 3PRS 
signals. 
The output of this circuit, for a 5 volt peak-to-peak 3PRS input signal, was measured to 
be approximately 0.06 V r.m.s. [48, p. 355]. Takasaki [60, p. 883] states that full -wave 
rectification, followed by clipping, approximates square-law rectification for a ternary 
pulse train. 
5.3.4 ABSOLUTE VALUE RECTIFIER WITH LIMITED PRE-PROCESSING 
The system investigated for the purpose of this study is a modified version of the normal 
absolute value rectifier circuit. For ease of reference this circuit will be referred to as a 
Absolute Value Rectifier with Limited Pre-processing (A VR-LP) system. Figure 5.6 
shows a block diagram of the system under discussion. 
The basic operation of the circuit is described in the following paragraphs: 
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Figure 5.6: Block diagram of A VR-LP clock recovery scheme. 
5.3.4.1 PRE-FILTER 
82 
Peak 
detector 
The purpose of pre-filtering is to reduce the amount of data dependent jitter of the 
recovered clock pulse [II, p. 1297 and 52, p. 2263] and to shape the received baseband 
signal to emphasise frequency components above _1_ and attenuate components below 
2T 
_1_ . It is therefore normally a high pass filter with cut -off frequency near f = _1_ [66, 
2T 2T 
p. 18]. Pre-filtering has the added benefit of rejecting the low frequency components of 
the additive receiver noise that enters the timing path [14, p. 917]. The recovered clock 
signal normally tends not to have a constant voltage, but rather to vary in voltage. This 
variation often causes jitter and should preferably be limited as far as possible. According 
to Takasaki pre-filtering also reduces this variation in amplitude of the recovered clock 
signal. This effect is shown in Table 5.1 [61, p. 114]. The variation ratio, as referred to in 
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Table 5.1, is a ratio of the maximum to the nurumum peak-to-peak voltage of the 
recovered signal. 
Table 5.1: Reduction in variation ratio through pre-filtering [61, p. 114). 
Type of filter Variation ratio 
None 16 
Single tap transversal3 7.6 
Optimum 2.3 
In this case, a simple single tap transversal filter was used. Figure 5.7 shows a block 
diagram of this filter. 
7PRS 
INPUf 
Time 
delay 
Figure 5.7: Single tap transversal pre-filter. 
I--I~ OUfPUf 
It was found that the duration of the time delay shown in Figure 5.7 is of critical 
importance in maximising the eventual amplitude of the recovered clock frequency signal. 
3 Pre-filtering by this type of filter may introduce jitter through other non-linearities. 
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For this reason, the complete operation of the clock recovery scheme was simulated in 
MathCAD4 for different values oftime delay. 
5.3.4.2 SIMULATION OF A VR-LP TECHNIQUE 
Only some results of the MathCAD simulations are shown. l From these simulations it 
became obvious that the duration of the time delay as shown in Figure 5.7 is of importance 
in realising the maximum possible magnitude of the required frequency component. 
Figure 5.8 shows the output frequency spectrum with a delay equal to T. In considering 
2 
this spectrum, it is essential not to pay too much attention to the actual value of the 
required spectral line, but rather to compare this line with the immediately surrounding 
spectral lines. This characteristic determines whether it is possible to recover this signal 
without substantial noise due to adjacent frequencies in the passband filter. 
• Frquency 
Figure 5.8: Output frequency spectrum with a delay of T. 
2 
-
2400 
(Henz) 
4 MathCAD is owned by MathSoft, Inc. and the programme is copyrighted, with all rights reserved by 
MathSoft. 
l Only some results of the simulation are shown in the text The simulation is shown in more detail in 
Appendix B. 
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Figure 5.8 shows the frequency spectrum between direct current and 2 400 Hz, while the 
communication system as specified in paragraph 4.2 has a symbol frequency of 1 200 Hz -
thus equal to the strong component directly above the a in Figure 5.8. The relatively 
strong spectral line at the required frequency with a delay of T is to be expected if Figure 
2 
5.9(a) to (d) is considered. Here, a short sequence of the 7PRS signal is plotted in such a 
way that the signal at time n is plotted against the same signal at time (n-x), for x equal to 
T, T , 3T and T in figures (a) to (d). It is obvious that with x equal to half the symbol 
8 4 8 2 
period, the transfer of the output from one level to another is accentuated. From these 
plots the following conclusions can be drawn: 
• The output of the pre-filter with a delay time (x) equal to half the symbol period, is 
maximised with respect to the clock frequency. 
• This time delay is not critical and any delay of approximately this duration should give 
a satisfactory output. 
5.3.4.3 ABSOLUTE VALUE RECTIFIER OUTPUT AND POST-FILTERING 
The output of the AVR is shown in Figure 5.10. The delay period used in this case was 
equal to T Figure 5.8 shows the frequency content of the signal in Figure 5.10. The 
2 
output of the A VR is filtered with a bandpass filter centred at the symbol rate, with the 
output as shown in Figure 5.11. 
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Figure 5.10: Absolute value rectifier output. 
a 
Time 
I I I 
M rv I 
86 
© Central University of Technology, Free State
, 
/', " 1\ ...  I"" , /., A ' . ,0 /1 
'\ \ ~ \ II , . . l ,.." (\ A 1 \ J\ l : !"., ,1·1\ J. 1\ i: 1\ f~ t' /\ .'1 II :1 . 
• '1/'J'\" ' \"l i Ji'\I\ i l/!i'\! 1\(\ iHx /-'+'+'\ .\ .. -1+ +\+l·; ·\· ··; .. + .. \·1\ ! \1-\'+'· 1\)'1/' 
> ...... / I\i \! I I \i ,i \1' iI i l \\",i V i i' IVi I.i II! \i j '. i \' \. II I I V, '" i,I." 
, " vi . / . I ./ '.,' , I 'v I ,vii\;, , 
, I 
x 
Time 
Figure 5.11: Bandpass filtered output of A VR. 
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Unfortunately, the filtered clock frequency output varies substantially in amplitude, which 
might have caused an unacceptable amount of jitter. 6 However, since use of the pulse 
shaping filter as described in Paragraph 2.3 .2 results in a fairly wide eye opening, this is 
not of too much concern. 
The circuit as described, was implemented in DSP and evaluated. The results of the 
evaluation are described in Chapter 8. 
5.4 JITTER 
The output from a slightly mistuned clock recovery circuit will be a sinusoid at the tuned 
circuit natural frequency, with a phase dominated by the impulse response from the latest 
timing pulse. This will result in an output at the required clock frequency. During long 
gaps in the timing pulses, the oscillations of the tuned circuit will continue at the damped 
6 See paragraph 5.4. 
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natural frequency and a phase error will build up on the recovered clock [5, p. 176]. This 
is a major cause of jitter in clock recovery circuits. 
It appears that in the case of A VR, there is a gradual increase of jitter as the roll-off 
decreases [12, p. 1141]. 
The noise component on the incoming signal causes a shift of the zero crossings of the 
recovered signal [67, p. 29]. Severe cases of phase jitter may result in pulses moving into 
time slots allocated for neighbouring data pulses and should therefore be regarded as an 
undesired form of angle modulation [54, p. 368] which should be avoided as far as 
possible. Contributing factors to it should be investigated in the study of clock recovery 
techniques. Takasaki [61, p. 21] identifies two types of jitter, viz.: 
• Type A jitter: This is caused by mistuning and a finite Q-value of the clock frequency 
filter. Since a high Q-factor will lead to a clock recovery circuit with less low 
frequency jitter than one with a lower Q-factor, it is desirable to try and reach the 
highest possible Q-factor in the clock recovery circuit [5, p. 177]. 
• Type B jitter: This is the predominant type of jitter and is due to asymmetrical 
waveforms, amplitude-to-phase conversions and pulse overlaps [61 , p.21 and 60, 
p. 877]. 
It has been shown that the amount of clock jitter can, in general, be kept to a minimum by 
using a clock recovery circuit with a PLL [67, p. 31]. 
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Conventional full wave rectification, followed by top-half clipping, approximates square-
law rectification for ternary pulse trains under some conditions. This non-linearity, 
however, introduces a considerable amount of jitter in the case of a pulse train with more 
than three amplitude levels [60, p. 883]. Ridout measured a peak-to-peak jitter of 2% to 
4% for a pseudo random data sequence, coded as a 3PRS signal, with the circuit shown in 
Figure 5.5 [48, p. 355]. As shown in Figure 5.12, rectification of multilevel signals tends 
to cause jitter [61, p. 92], depending on the relative levels before and after the instant 
when the signal passes through zero. If the levels before and after rectification are 
different, the lower voltage level signal would appear to become narrower, whilst the 
higher voltage level would become wider. Therefore, the instant when the signal passes 
through zero shifts slightly, depending on whether the higher level signal precedes the 
lower level signal, or vice versa. Since the timing of the clock signal depends on the 
moment when the signal passes through zero, this might result in jitter. 
The jitter performance of A VR and FLR timing recovery circuits differs considerably. 
Figure 5.13, as in [12, p. 1142], shows the relative performance of two such systems with 
baseband 9QPRS input signals. 
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Figure 5.12: Jitter generation due to full wave rectification [61, p. 92). 
Amplitude variations of the timing wave are converted into phase variations through 
imperfections in a timing extractor. It is sometimes very difficult to eliminate these 
imperfections, So, the amplitude variation must be reduced [60, p. 879). 
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FIGURE 5.13: Comparison of performance of A VR and FLR with 9QPRS inputs 
[12, p. 1142]. 
It has been recognised that the amount of timing jitter depends jointly on the shape of the 
data pulse and the particular sequence of pulse amplitudes (data patterns) [14, p. 914]. 
Jitter, due to random noise, is not serious [60, p. 877). According to Killen [30, p. 170) 
timing jitter is inversely proportional to the signal-to-noise ratio and it can be reduced by 
reducing the post-filter bandwidth. It has been shown that jitter variance depends on the 
bandwidth, B, of the clock post-filter in such a way that it is proportional to B' at high 
signal-to-noise ratios and to B at low signal-to-noise ratios [12, pp. 1141-1142]. 
If timing recovery is done in discrete-time, aliasing must be considered. Any non-linearity 
will increase the bandwidth. In continuous-time the bandpass filter will reject the higher 
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frequency components. In the presence of sampling, the high frequency components due 
to the non-linearity can alias back into the bandwidth of the bandpass filter, resulting in 
jitter [36, p. 568]. 
5.5 CONCLUSION 
A number of different clock recovery techniques are described in this chapter. The use of 
non-linearities as a means of regenerating a local clock frequency is discussed in detail. 
The use of an absolute value rectifier, used in conjunction with a limited amount of pre-
filtering, was simulated in MathCAD 6.0 and satisfactory results were obtained. Since the 
presence of a substantial amount of jitter in the recovered signal can be very detrimental to 
the performance of such a system, and since use of any type of rectification of a multi-level 
signal tends to aggravate the occurrence of jitter, the importance of post-filtering is 
stressed. Use of a PLL in the timing recovery system is also identified as a means of 
limiting the extent of this problem. 
The A VR scheme as described in this chapter was implemented usmg digital signal 
processing techniques. The evaluation thereof is described in Chapter 8. 
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CHAPTER 6 
MODEM STRUCTURE AND SIMULATION 
Digital signal processing techniques were used in the implementation of the carrier and 
clock recovery techniques as described in Chapters 4 and 5. Standard SIG-56 DSP 
development boards, as manufactured by Peralex Electronic Development CC, were 
used for both the transmitter and the receiver. No hardware was developed during 
execution of the project. For this reason a minimum general DSP theory is considered 
in the following chapters. Only the relevant theory is provided to clarify the 
researcher's programming decisions. The majority of the characteristics of both the 
data transmitter and the receiver were simulated by making use of MathCAD 6.0. The 
results of a number of these simulations are shown in this chapter. 
6.1 MOTlV A TION FOR THE USE OF DSP TECHNIQUES 
What made the use of DSP techniques so attractive in this investigation - as in similar 
modem communication systems - is due to the following key advantages [24, p. 2]: 
1. Guaranteed accuracy. The accuracy is limited only by the number of bits 
used. 
2. Perfect reproducibility. Although the development was not aimed at 
producing a commercially viable solution to the problems investigated, it is 
a fact that identical performance from one unit to another is assured in 
DSP. 
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3. There is no drift in performance as far as temperature or age is concerned. 
4. Flexibility. DSP systems can be programmed and reprogrammed to 
perform a variety of functions, without modifying the hardware. Especially 
in optimising a new technique, as was done during the course of the 
project, this characteristic of DSP is of the utmost importance. 
5. Superior performance. DSP can be used to perform functions which are 
not possible with analogue signal processing. 
6.2 DESCRIPTION OF A SIG-56 DSP BOARD 
Since both the data transmitter and the receiver consist of a SIG-56 DSP board, a brief 
description of the main features of these boards is in order. 
6.2.1 PROCESSOR 
The SIG-56 Board uses a DSP56001 processor. The high through-put of this 
processor makes it well-suited for communication applications. The main features 
facilitating this through-put are as follows [40, pp. 1-8 - 1-9]: 
• Speed: At 10 million instructions per second (MIPS), the DSP56001 can execute a 
1024-point complex FFT in 3,23 ms. 
• Precision: The data paths are 24 bits wide, providing 144 dB of dynamic range. 
Intermediate results can be held in 56-bit accumulators. 
• Parallelism: Each on-chip execution unit (such as the programme controller and 
data arithmetic and logic unit), memory and peripheral operates independently and 
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in parallel with the other units through a sophisticated bus system. Like most DSP 
devices [I, p. 8], the DSP56001 uses Harvard architecture, separating programme 
from data memory. 
• Invisible Pipeline: The three-stage instruction pipeline is essentially invisible to 
the programmer, allowing straightforward programme development. 
• Instruction Set: The 62 instruction mnemonics are mirocontroller-like, making the 
transition from programming microcontrollers to the DSP5600 I easy. The 
hardware DO loop instruction and the repeat (REP) instruction make writing 
straight-line code obsolete. 
The following is a summary of the main features of the external buses of the 
DSP56001 processor [9, pp. 39-40]: 
• DATA BUSES: The four internal data buses are multiplexed to a single external 
24-bit data bus. 
• Address Buses: The three internal address buses are multiplexed to a single 
external 16-bit address bus. 
• Host Interface: This consists of an 8-bit parallel port and a group of host control 
signals. It is used to interface the DSP5600 I microprocessor to a host computer 
(as shown block-diagrammatically in Figure 6.3). 
• Port C Serial Interface: This consists of a serial communications interface (SCI) 
and a synchronous serial interface (SSI). These contain all the signals necessary for 
serial communication and serial data transfer. It can also be used as general 
purpose input/output pins. 
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6.2.2 MEMORY MAP OF SIG-56 BOARD 
The DSP56001 chip is provided with a substantial amount of internal memory, which, 
in the case of the SIG-56 boards, is supplemented by external memory chips. The 
actual configuration of the memory is determined by software control. Depending on 
the condition in which the control bits of the Operating Mode Register (OMR) are set, 
the basic memory map can be changed. Figure 6.1 shows a memory map of the SIG-56 
board in Mode-O, the mode in which the processor was used during development of 
the relevant software. 
S7FFF r-------. 
EXTERNAL 
RAM 
SIFFI- --l 
INTERNAL 
RAM 
RESEr 
SO '-------' 
PROGRAMME 
MEMORY 
Figure 6.1: SIG-56 memory map. 
SFFFF 
SFFCO 
S3FFF 
SIFF 
SFF 
so 
ON-CHIP 
PERIP-
HERALS 
OPEN 
EXTERNAL 
RAM 
INTERNAL 
ROM 
INTERNAL 
RAM 
X DATA 
MEMORY 
EXTERNAL 
PERIP-
HERALS 
OPEN 
EXTERNAL 
RAM 
INfERNAL 
ROM 
INTERNAL 
RAM 
YDATA 
MEMORY 
Y data memory locations $100 - $IFF are factory programmed with a full four-
quadrant sinetable [40, p. 3-8] . This table is of special importance with respect to this 
project since it is used extensively during synchronisation of the carrier frequency. I 
I See Paragraph 4.3.5.1. 
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· 6.2.3 ANALOGUE INTERFACE CIRCUIT AND LOWPASS FILTERS 
A TLC32044I analogue interface circuit (AlC) provides a complete 14-bit analogue-
to-digital and digital-to-analogue converter [64, p. I). Use of this chip enabled the 
realisation of applications requiring sampling rates of up to 19,2 kHz [44, p. II). The 
TLC32044I also includes a programmable switched capacitor lowpass filter. The 
frequency characteristics of this filter can be adjusted by controlling the values to 
which two internal registers are set. Since these registers had to be set, the internal 
timing configuration of the TLC32044I is shown in Figure 6.2 [64, p. 9). 
Both the output filter of the data transmitter and the anti-aliasing filter of the receiver 
make use of the built-in filter of the TLC32044I. In specifying the ideal anti-aliasing 
filter, it is useful to take the ADC resolution into account. It is preferable that the filter 
should attenuate the frequencies above the Nyquist frequency to a level not detectable 
by the ADC, for example to a level less than the quantization noise level [24, p. 19). 
Thus, for a system using a 14-bit ADC - such as the TLC32044I - the preferred 
stopband attenuation of the filter is: 
A = 2010g(v1.5 X 2 8 +1 ) 
= 2010g(v1.5 x 215 ) 
= 92.1 dB 
(6.1) 
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Figure 6.2: Internal timing configuration of TLC32044I chip [64, p. 9). 
However, this value could not be attained. The anti-aliasing filter was programmed for 
a cut-off frequency of 6,8 kHz and provided an attenuation of approximately 68 dB at 
frequencies above the Nyquist value [64, p. 29). This was provided for by loading 
corresponding control words into registers A and B (see Figure 6.2) of the 
TLC32044I. These values were derived from [64, p. 10] as: 
Assume Register B (CB) = 27 
I 
I 
I 
1 
I 
I 
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Then: SCF = 27 x f, 
= 518,4 kHz. 
where SCF is the SCF clock frequency of the TLC320441 
f, = 19,2 kHz. 
Counter A (CA) should now be equal to 
CA = Master 
2xSCF 
5,184xIO' 
= --'--------,-
2 x 518,4 X 103 
=5 
where: Master is the master clock frequency of the TLC32044I. 
6.3 LAYOUT OF COMMUNICATION SYSTEM 
99 
The DSP boards fit into ffiM-compatible personal computers. For this reason, the 
basic layout as shown in Figure 6.3 was required. 
TRANSMITTER RECEIVER 
, ------.. ------- -1 , i 
, 
PC I pe2 
i 1 , 
, , 
i l' i i i I : : TRANSMISSION 
SIG-56 
I 
SIG-56 i 
CHANNEL 
. . •...••.... 
Figure 6.3: Basic layout of data transmission system. 
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Unfortunately, it was not possible to programme the receive SIG-56 such that the 
receiver could operate in real time. 2 The total amount of processing required by the 
carrier and the clock recovery circuits was too time-consuming for that. Therefore, it 
was decided to execute the receiver code in a number of phases. This process can be 
described as follows: 
1. The transmitter transmits a data file using the %TX4.PAS and %TX4.ASM 
programmes. This data file is sampled and stored in the host computer by 
making use of the SAMPLE.PAS and SAMPLE.ASM programmes. 
2. A set of three programmes - controlled by the Pascal programme 
%RXV.PAS - process the sampled data as follows : 
• The carrier signal is recovered by an assembly language programme 
@CARX2.ASM. Two carrier signals, in phase with the carriers of 
the I-and Q-channels, are stored in the receiver host computer as 
data files. 
• The two carrier files, as well as the sampled data file, are processed 
by an assembly language programme @DENX2.ASM. The 
transmitted file is demodulated and the 7PRS signals of the 1- and 
Q-channels are stored in the secondary storage of the receiver host 
computer. 
• The two demodulated sequences are decoded. into binary strings by 
an assembly language programme @CLK.ASM. This programme 
2 Detailed deSCriptions of the transmitter and receiver software are given in Chapter 7. 
3 PAS and .EXE suffixes are used to identiJY programmes written in Pascal - irrespective of whether 
such a programme is compiled or not. The same principle is used with respect to assembly language 
programmes, in which case .ASM and .LOD are used interchangeably. 
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also uses the I -channel 7PRS signal to recover the clock signal for 
both the I and Q channels. The decoded data strings are interleaved 
and the resultant data file is written into the secondary storage of 
the receiver host computer. 
The operation in time of the transmitting and receiver sampling software is shown 
schematically in Figure 6.4. 
fils! PC 
• (Transmit) 
%1X.PAS 
%TX.ASM ----. 
GO SIG-56 1 ----. 
----. F128N.MUL 
----. LEERIO 
Transmission 
line 
SIG-56 1 
(Transmit) ~ 
SIG-562 
(Receive) 
%1X.ASM %RX.ASM 
Initialize SIG-56 1 & 2 
----. F128N.MUL 
fils! PC 
(Receive) 
%RX.PAS 
+-%RX.ASM 
+- GO SIG-56 2 
LEER.IO ----. Transmit ----. Receive ----. SAMPLE.DAT 
Figure 6.4: Basic operation of transmitter and receiver sampling software. 
This process can be described as follows: 
1. The transmitter (%TX4.PAS) and the receiver (SAMPLE.PAS) Pascal programmes 
are loaded into the respective host PCs. 
2. The transmitter (%TX4.ASM) and the receiver (SAMPLE.ASM) assembly language 
routines are transferred from the host PCs' secondary storage to the respective 
SIG-56 boards. The assembly language programmes, %TX4.ASM and 
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SAMPLE.ASM, are initialised in the transmitter and the receiver SIG-56 boards 
respectively. 
3. The coefficients of a pulse shaping filter are transferred from secondary storage of 
the transmitter host PC to the RAM of the transmitter SIG-56. 
4. The data file (LEER.JO) which has to be transmitted is loaded from the transmitter 
secondary storage into the transmitter PC host. 
5. The receiver sampling software is executed and the receiver is initialised. No 
samples are taken as yet. 
6. The transmitter is activated and data is transferred to the transmitter SIG-56, 
encoded, modulated and transmitted. Before transmission of actual data is begun, a 
short learning sequence is transmitted, followed immediately by the data sequence. 
During transmission of the learning sequence, the receiver SIG-56 is activated and 
data is sampled and saved as a data file for later processing by the actual receiver 
software. 
6.4 GENERAL CHARACTERISTICS OF SOFTWARE 
Although DSP processors are extremely fast, especially with respect to the execution 
of correlation and convolution routines, the SIG-56 board was too slow to allow 
development of the transmitter and the receiver software in a high level language. 
Instead, all the relevant DSP code was written in assembly language, whilst the host 
programmes were written in Turbo Pascal4 Version 6.0. A rather complicated process, 
to ensure the optimal operation of the software, was followed during development of 
4 Turbo Pascal is a trademark of Borland International. 
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the software. In this manner, the correct operation - at the maxImum possible 
execution speed - of the software could be ensured. 
6.4.1 DEVELOPMENT PROCEDURE OF SOFTWARE 
The following procedure was followed during development of the software: 
I. As far as possible, the operation of the transmitter, as well as the receiver, was 
simulated using MathCAD 6.0 before any code was written. In this way, the 
expected operation of code could be ascertained and evaluated before coding 
commenced. 
2. Assembly language programmes, similar to the simulations referred to above, were 
developed. These programmes were executed on a DSP56001 simulator and the 
correct operation thereof verified. 
3. The simulated programmes were adapted to interface the SIG-56 board with the 
relevant host computer and to enable the execution of the simulated routines with 
the DSP processor. 
4. Whenever possible to execute the required routines in real time, the programmes in 
3 above were adapted once more to do this. Even though everything possible was 
done to optimize the execution time of code, it was unfortunately not possible to 
do the recovery of both the carrier and clock signal in real time. The transmitter 
and sampling software operate in real time. The sampling, recovery of the clock 
signal and decoding of a transmitted baseband 7PRS signal were also implemented 
in real time. 
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The validity of step 2 above is obvious from Figure 6.5, which shows the spectral 
contents of the clock recovery circuit output before bandpass filtering. The trace at the 
top represents the output of the actual software during clock recovery in real-time, 
whilst the bottom trace shows the expected output as detennined by the DSP56001 
simulator programme. 
w 
a 
=:J 
I-
H 
Z (.!l 
a: 
L 
g, II IDlu 
FREWEMCY 
Figure 6.5: Measured (top) and simulated (bottom) frequency spectrum of 
output of clock recovery circuit. 
6.4.2 SAMPLING RATE 
The software, as developed, had to be a compromise between the requirements of the 
transmitted signal - as defined in Paragraph 4.2 - and the capabilities of the SIG-56 
boards. With the transmitted signal occupying the frequency range of DC to 
approximately 6.8 kHz5, a minimum theoretical sampling frequency of 13 .6 kHz was 
required [58, p. 50 and 25, p. 171) to enable the recovery of the transmitted signal and 
5 See Figure 4.6 . 
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prevent aliasing distortion. For this reason, and in order to facilitate the required anti-
aliasing filter characteristic6, a sampling rate of 19.2 kilohertz was decided upon. This 
is also the maximum possible sampling frequency attainable with the SIG-56 board [44, 
p. 11]. 
6.4.3 EXECUTION SPEED LIMITATIONS 
The DSP processor used in the project is virtually obsolete and comparatively slow. 
Due to the large amount of processing required to realise the receiver in particular, and 
the relatively inefficient code generated by the available C-compiler, it was decided to 
write the software in assembly language. 
6.5 SIMULATIONS 
The simulations of both the transmitter and the receiver are described in relation to 
their respective block diagrams. In this manner, it will be easier to identify the 
subcircuits which were not simulated. The simulations improved the researcher's 
understanding of the underlying principles and provided an easy means for the 
evaluation of the relative merits of utilising different non-linearities as part of the clock 
recovery system. 
6 See Paragraph 6.3.3 for details of the anti-aliasing filter. 
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6.5.1 SIMULATION OF TRANSMITTER 
A simulation of the primary elements of the transmitter is shown in Appendix A, whilst 
a number of typical simulated waveforms are shown and described below. 
Figure 6.6 shows a block diagram of the transmitter. A pseudo random data sequence 
is generated and encoded into 7PRS format. This sequence is lowpass filtered using a 
pulse-shaping filter. 7 
INPUT 
DATA 
I-channel 
""""'"" 
Carrier frog. 
generator 
L-+l DAC 
l-++l Pilot tone 
generator 
Figure 6.6: Block diagram of transmitter. 
Summa-
tion 
Both the unfiltered (top) and filtered (bottom) versions of a short sequence of the 
encoded 7PRS signal are shown in Figure 6.7. 
7 See Expression (2.12) and Figur~ 2.4(a). 
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. Figure 6.7: Typical unfiltered (top trace) and PSF filtered (bottom trace) 7PRS 
signals. 
The frequency spectrums of both signals are shown in Figure 6.8 - as well as that of 
the baseband signal filtered with an ordinary raised cosine filter. 8 
Two of these PSF-filtered signals are modulated in quadrature, the modulated signals 
summed and the 49QPRS signal is transmitted. Typical waveforms of the I-channel and 
the modulated 7PRS signals are shown in Figure 6.9. In order to limit the memory 
requirements of the computer simulating the signals, the same filtered baseband signal 
was modulated onto both the sine and the cosine carrier signals. Due to this, the 
49QPRS signal is not shown. 
8 See also Figure 2.4. 
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Figure 6.8: Frequency spectrum of (a) unfiltered, (b) RC-fiItered and (c) PSF-
filtered 7PRS signal. 
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Figure 6.9: Simulated unmodulated (top) and modulated (bottom) 7PRS signal. 
6.5.2 SIMULA nON OF CLOCK RECOVERY SCHEME 
This is considered In terms of a block diagram of the receiver - as shown In 
Figure 6.10. 
49QPRS 
INPur LPF 
I 
I 
iF 
Pilot freq 
BSF 
Data 
acquisition 
--. 
Carrier 
freq BPF 
t 
Demodulator 
Figure 6.10: Block diagram of receiver. 
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Part of a simulation of the clock recovery scheme developed during the course of the 
project is shown in Appendix B, whilst a number of typical simulated waveforms are 
shown and described below. 
The demodulated 7PRS signal is passed through a pre-filter as described In 
Paragraphs 5.4.4.1 and 5.4.4.2. The output of this filter can be described as: 
y(n) = x(n)- x(n -t) (6.1 ) 
where x(n) = the n-th sample of an unmodulated 7PRS signal 
T = symbol period of 7PRS signal 
This output is connected to an A VR and the output of this circuit can be described by: 
z(n) = ly(n)1 
Figure 6.11 shows the signal defined in Expression 6.2 . 
• Time 
Figure 6.11: Simulated output of absolute value rectifier. 
(6.2) 
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The frequency content of this signal was determined and the characteristic shown in 
Figure 6.12 was obtained. 
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Figure 6.12: Frequency components of rectified signal. 
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The spectral line corresponding with the second vertical line from the left corresponds 
with the required clock frequency (of 2 400 Hz). From this figure, it is clear that a 
substantial frequency component at the correct frequency results, if the so-called A VR-
LP technique of clock recovery is used. 
The signal as depicted in Figure 6.11 is bandpass filtered to give a sine wave at the 
clock frequency. A lowpass and a highpass filter were simulated, so that their 
combined response might approach a characteristic attainable by DSP techniques. The 
output of the simulated filter combination is shown in Figure 6.13 . 
Unfortunately, the modulated, recovered clock signal shows a substantial variation in 
amplitude. However, it was found experimentally, that this does not cause a loss of 
synchronisation. 
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Figure 6.13: Simulated clock frequency output of bandpass filter. 
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This signal was regarded as sufficient to be utilised in a DSP data communications 
system and the proposed configurations of both the transmitter and the receiver were 
converted into code - in a number of different phases, as explained in Paragraph 6.4.1. 
6.6 SUMMARY 
The expected operation of the proposed transmitter was simulated successfully. From 
this, the researcher obtained valuable insight into the characteristics of the transmitter. 
Using the simulated output of the transmitter, a number of timing recovery techniques, 
where use is made of different non-linearities, were simulated. This proved an 
invaluable aid to quickly evaluate the expected performance of each of these 
techniques - and to optimize the relative performance of each by varying different 
parameters. During the eventual development of the DSP code required to realise both 
the transmitter and the receiver, these simulations were used - to good effect - to assist 
in debugging code. 
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An important product of the simulations was that the relative importance of the value 
for the excess bandwidth could be investigated for the RC and PS filters. A large value 
for ex appeared to be less important during simulations using the PSF [28, p. 398]. 
Due to limitations in the simulation software, the carrier recovery system was not 
simulated by making use of MathCAD. However, during development of the 
transmitter and the receiver software, intermediate results of the processing of the DSP 
code were written into the host PC secondary storage. These files were then evaluated 
by making use of Math CAD, as well as Hypersignal-Plus9 software. 
The simulations, as described, were optimised with respect to the required 
characteristics of the carrier and the clock recovery techniques. Assembly language 
code was then developed to realise the simulations. 
9 Hypersignal software is a product of Hyperception and requires software made by Tg!a hics 
Software Corporation to function correctly. TECHN 
W1rSt4.tr.-11(0 
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CHAPTER 7 
SOFlWARE 
The software developed during the course of the project can be divided into three main 
categories: 
1. Transmitter software. 
2. Receiver software. 
3. Supplementary software. 
Each of these is described in this chapter. 
7.1 TRANSMITIERSOFlWARE 
The advantage of writing an algorithm in a high-level language rather than in assembly 
language is that fine-tuning and modifications are greatly simplified during development 
and performance testing [6, p. 44). However, due to speed constraints inherent in the SIG-
56, the DSP code was written in assembly language. The control software, which is 
executed on the host PC is in Pascal. 
As described in Chapter 6, the transmitter software consists of two programmes, 
%TX4.PAS and %TX4.ASM. The first controls the transmitter host PC during transmission 
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of data, whilst the second is executed on the transmitter SIG-56 board. These programmes 
appear as Appendix F in this document and will now be described in turn. 
7.1.1 %TX4.PAS 
The following sequence is followed during execution ofthe %TX4.PAS programme: 
1. %TX 4.ASM is read from the host secondary storage and transferred to the 
SIG-56. 
2. This programme is initialised in the SIG-56. 
3. The coefficients of the PSF1 are read from the host secondary storage into the 
host PC. 
4. Data to be transmitted is read into the host PC. 
S. The filter coefficients are transferred to the SIG-56. 
6. The data is transferred, one longinteger value at a time, on request from the 
SIG-56, to the DSP board for processing and transmission. 
7.1.2 %TX4.ASM 
This is the assembly language routine executed by the SIG-56 board during transmission 
of data. Figure 7.1 shows the flowchart of this routine. Before the data is accessed from 
I See Paragraph 7.1.3 and Appendix E 
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the host PC, a short learning sequence is transmitted. This is immediately followed by 
transmission of the data file. Each longinteger value, transferred from the host PC, is 
transmitted as six hexadecimal values, each of which is encoded into two dibits, one for 
the I-Channel and one for the Q-Channel. Eight PS filtered values are transmitted during 
each symbol period. 
7.1.3 COEFFICIENTS OF PULSE SHAPING FILTER 
These coefficients are calculated with a supplementary programme, as listed in 
Appendix E. The operator is prompted to provide the following parameters of the PSF to 
be designed: 
I. The number of symbols over which the filter is to be active. This value is a function of 
the excess bandwidth. 
2. The number of points per symbol. The %TX4.ASM routine makes provision for eight 
values per symbol. 
3. The excess bandwidth - with a value of between zero and one. 
The programme calculates values for RC and PS filters according to the specifications 
provided and writes these values to data files. The file containing the PSF coefficients is 
accessed before commencement of a data transmission cycle. 
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1. Defme variables 
2. lnitialze DSP5600 I 
3. Defme f, 
4. Defme cut-off freq. of output filter 
5. Set carrier and pilot tone frequency 
6. Read PSF coefficients from host 
Input 
Jonginteger 
1. Encode I and Q channels 
2. Fitter I and Q (PSF) 
3. Modulate I 
4. Modulate Q 
5. Add pilot tone 
6. Transmit 49QPRS signal 
Figure 7.1: Flowchart of %TX4. ASM. 
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7.2 RECEIVER SOFTWARE 
As described in Chapter 6, the execution speed of the SIG-56 board is such that the 
receiver software was found to be too slow to operate in real time. Sampling software was 
developed for this reason. This software, consisting of SAMPLEPAS, executed on the 
host PC, and SAMPLEASM, executed on the SIG-56, sample the transmitted sequence at 
a frequency of 19 200 Hz. SAMPLEASM makes provision for anti-aliasing filtering at 
approximately 6 800 Hz2 No other processing takes place at this time. The sampled 
values are stored in the secondary storage of the host PC, for eventual processing by the 
receiver software. 
One Pascal and three assembly language programmes are used to process the sampled data 
file, as summarised in Table 7.l. 
Table 7.1: Operation of receiver processing software. 
PASCAL ASSEMBLY FUNCTION 
LANGUAGE 
%RXV Controls execution of assembly language 
routines 
@CARX2 Recovers synchronised carrier signals 
@DENX2 Demodulates 49QPRS signal usmg 
recovered carriers 
@CLK Recovers clock signal and decodes I-and 
Q-Channels 
2 See Paragraph 6.2.3 for calculations defining filters. 
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7.2.1 CARRIER RECOVERY 
Both the in-phase and quadrature carriers are regenerated by @CARX2.ASM. A flowchart 
of this routine is shown in Figure 7.2. The pilot tone is bandpass filtered at 1 200 Hz. This 
frequency is multiplied by a factor of three and the output is bandpass filtered at 3 600 Hz. 
This signal is at the carrier frequency, with a phase dependent on the phase of the 
transmitter carrier. The correct phase of a locally generated carrier signal is now derived 
from this signal by the repeated calculation of the cross-correlation between the received 
and regenerated signals. 
A correlation process, similar to the half-split method commonly used in faultfinding, is 
followed to detennine the correct phase of this signal. During the first correlation 
calculation the correct position on the sinetable, to within an angle of 180°, is determined -
simply by noting the sign of the correlation value. A negative value indicates a required 
phase shift of at least 180°. Following the next correlation calculation, the phase is 
adjusted by 90°, in the direction detennined by the calculated value. This process is 
repeated and smaller phase adjustments are made in each loop. Loveday [38, p. 169] states 
that if this process were to be fully utilised, with a sinetable of 256 values, the mean 
number of phase adjustments may be calculated as: 
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I. DeIme variables 
2.Initialize SIG-56 
I. Input sample 
2. Select pilot tone (BPF) 
3. Muhiply: f, = fpx3 
4. Bandpass fliter carrier frequency 
5. Step to next position on sine table 
No 
I. Correlate at A (r.) 
2. Correlate at A+1.4 (r.+I) 
Optimize 
corre1ation 
Output sine 
and cosine 
Figure 7_2: Flowchart of carrier recovery routine. 
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C = 33210g,o 256 
=8 
where C = Mean number of phase adjustments, 
121 
(7.1) 
However, this procedure was followed only for phase adjustments down to 11.250 . From 
this point onwards, synchronisation was optimised by a series of adjustments of 1.40 -
corresponding to one position on the sinetable - each. The flowchart shown in Figure 7.3 
describes this process. 
As soon as the phase synchronisation has been optimised, the same relative positions on 
the sinetable are maintained for the next eleven samples, after which the process is 
repeated. These values (positions on the sinetable) are written to a data file used by the 
@)JJENX2.ASMsoftware for the demodulation of the 49QPRS signal. 
The process described above resulted in very fast acquisition of the correct phase. During 
a long period of comprehensive testing a maximum of 14 correlation cycles were required 
to acquire synchronisation. 
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7.2.2 DEMODULATION 
The demodulation routine is very straightforward and its execution is summarised below: 
1. The variables are defined. 
2. The DSP processor is initialised. 
3. Sampled values of the 49QPRS signal, as well as the synchronised carrier signals, 
are read from the host PC. 
4. The PRS signal is passed through a bandstop filter - centred at the pilot tone 
frequency. In this manner the pilot tone, which might have caused distortion in the 
demodulated outputs, is removed. 
5. The PRS signal is multiplied with the (1) sine and (2) cosine carriers. 
6. Both multiplied signals are lowpass filtered and the I and Q baseband signals are 
written to a data file on the host PC. 
This programme was evaluated with and without the pilot tone bandstop filter and no 
distortion of the baseband signals could be identified - presumably due to the frequency of 
the pilot tone3 
3 See Paragraph 4.3.5.1 for motivation of pilot tone frequency used. 
f;~IKON 
IFRE£ STATE 
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7.2.3 CLOCK RECOVERY AND DECODING 
The clock signal is derived from one baseband 7PRS channel by means of @CLK.ASM. 
The recovered clock is used to decode the I and Q 7PRS signals and the outputs are saved 
in a data file in the host PC. An assembly language routine, TIME3.ASM, identical to 
@DENX2.ASM, except that it receives a transmitted 7PRS baseband signal, recovers the 
clock and decodes the data in real time, is described below. The flowchart of this routine 
is shown in Figure 7.4. 
The sampled 7PRS signal is passed through a pre-filter' before the absolute values are 
derived. These values are passed through a bandpass filter centred at 2 400 Hz. This signal 
corresponds with the symbol rate and is used to time the decoding procedure. For reasons 
described in Paragraph 3.5, the decision levels are not separated by the same amount. The 
relative values as listed in Table 7.2 were determined experimentally to ensure the best 
performance by the decoding circuit. 
4 See Paragraph 5.4.4.1 for description of the pre-filter. 
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1. Defme variables 
2. Initialize SIG-56 
3. Set anti-aliasing filter 
Input data 
1. Y = x,,-x,,-8 
2. z = abs(y) 
Recover clock 
(BPF - 2400 Hz) 
1. Identify level 
2. Decode 
3. Output dIbit 
Figure 7.4: Flowchart of clock recovery routine. 
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Table 7.2: DECISION LEVELS 
EYE NUMBERS SPACING BETWEEN 
SUCCESSIVE 
DECISION LEVELS 
(%) 
I to 2 19.3 
2 to 3 20.6 
3 to 4 20.2 
4 to 5 20.6 
5 to 6 19.3 
7.3 DESIGN OF DSP FILTERS 
The different filters referred to in the preceding paragraphs were designed usmg 
Hypersignal Plus software. The basic specifications of the filter are supplied by the user 
and the coefficients and response of the filter are calculated. These coefficients are used in 
the actual code. 
One of the problems relating to FIR filter design is the estimation of the number of taps 
required to realise a particular frequency response (15, p. 165]. Direct truncation of the 
series leads to the Gibbs phenomenon, which manifests itself as a fixed percentage of 
overshoot and ripple before and after an approximation of the ideal LPF. This effect can 
be alleviated by using a window to modifY the filter coefficients [47, p. 88]. Hypersignal 
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Plus software enables the designer to evaluate the perfonnance of the filter as designed 
before coding begins [23, p. 79) and the effect of different numbers of coefficients, as well 
as the effect of using a particular window, can be considered by the designer. 
Appendix C shows a typical output of the software - in this case the pilot tone bandpass 
filter described in Paragraph 7.2.1 . The frequency response of the filter can also be 
evaluated before coding begins. Figure 7.4 shows this response of the pilot tone bandpass 
filter. All the filters in the receiver were designed and programmed in this manner. 
Figure 7.4: Frequency response of pilot tone bandpass filter. 
7.4 TESTING AND DEBUGGING 
Testing should not be confused with debugging. Testing ensures correct results under all 
conditions, whereas debugging are the steps taken to correct errors becoming apparent 
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during testing. The two major classifications of software testing are functional and 
structional testing. Functional testing is conducted without any consideration of the 
internal structure of the programme. A major weakness of functional testing is that there is 
no way to be sure that testing is complete. The aim of structural testing is to ensure that 
the entire programme code has been executed during testing [22, pp. 14-15]. Another way 
of evaluating the testing performance is by determining: 
1. The percentage of code executed. 
2. The percentage of number of branches tested in both directions. 
According to these standards, the programmes developed during the course of the project 
have been thoroughJy tested and debugged. Care has been taken that test cases were 
selected in such a manner as to verify the programme performance under all possible input 
conditions. 
7.5 SUMMARY 
Programmes have been developed to realise a 49QPRS data transmitter. This code 
includes a PSF. The transmitter transmits data at a rate of 9 600 bits/second. Pascal has 
been used for the programme executed on the host PC, whilst assembly language was used 
for the DSP code. A programme has also been developed to calculate the coefficients of 
the PSF, implemented in the transmitter. The total PSF response is obtained by a single 
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filter, smce execution of the receiver's code was expected to be much more time 
consummg. 
A group of programmes are required to realise the receiver, since the required amount of 
processing could not be managed in the available time. The transmitted signal is sampled 
during transmission, and afterwards processed in three phases: 
1. Recovery of the carrier signal. 
2. Demodulation of the received 49QPRS signal. 
3. Recovery of the clock signal and decoding of the data. 
The programmes were tested thoroughly and debugged where necessary. 
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CHAPTER 8 
MEASUREMENTS AND RESULTS 
The experimental results of the project are described below. After describing the 
experimental layout, the performance of both the data transmitter and the receiver are 
discussed. These results were, where possible, also compared with the expected, 
simulated values as described in Chapter 6. 
8.1 INTRODUCTION 
Figure 8.1 shows the experimental set-up used during evaluation of the carrier and clock 
recovery techniques as investigated during execution of the project. 
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(DSP) 
Noise 
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Hlst 
(PO) 
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Figure 8.1: Experimental set-up during evaluation. 
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Before discussing the experimental procedures adopted to evaluate the operation of the 
recovery circuits, the design and operation of the noise generator and summation circuit 
shown in Figure 8.2 are described. 
8.2 NOISE GENERATOR AND SUMMATION CIRCUIT 
Figure 8.2 shows a circuit diagram of the wideband nOIse generator and summation 
circuit. 
1 I ~'V 
Be le7 
82nr ." 
NO 
l F353N l 10K 
U J5Jtf'8nf 
=~------' 
t 15V 
~ NO '---I!------' 
2.20nr 
Figure 8.2: Circuit diagram of wideband noise generator and summation circuit. 
The frequency spectrum of the output of the circuit in Figure 8.2 is shown in Figure 8.3 . 
The amount of noise added to the transmitter output can be controlled accurately by 
adjustment of the multi-tum feedback potentiometer on the noise amplifier (LF353NI In 
Figure 8.2). 
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16384 samples at 40000 Hz 
I i i, i' , i 
D.OK 5.0K IO.OK !.S.OK 20.0K : 
Power Spectrum - Fre (Hz) - Dataset 0 
Figure 8.3: Frequency spectrum of noise generator and summation circuit output. 
During signal to noise measurements, the noise level was determined by disconnecting the 
transmitted signal and sampling only the noise signal. An assembly routine was coded to 
calculate the mean-squared value of the noise for a large number of samples. The level of 
the signal with noise and without noise was determined in a similar manner, and these 
values were used to calculate the relevant SNR during evaluation of the system's 
performance. 
8.3 EVALUATION OF TRANSMITTER 
The following performance criteria of the transmitter were evaluated: 
1. Output waveform ofunrnodulated 7PRS signal. 
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2. Eye diagram ofPSF-filtered 7PRS signal. 
3. Output waveform and frequency response of modulated 49QPRS signal. 
The experimental results of each of the above performance criteria are given below: 
8.3.1 CHARACTERISTICS OF UNMODULATED 7PRS SIGNAL 
These signals were measured by making use of a PC-30D analogue-to-digital conversion 
card, at very high sampling rates - as shown in the figures below. Figure 8.4 shows the 
unmodulated output signal of the I -channel during the learning phase. 
4096 samples at 200000 Hz 
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Figure 8.4: Filtered, un modulated 7PRS signal during learning phase. 
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From the figure, the different levels are easily discernible. The correct encoding during the 
learning phase can also be verified by considering the training data. In this case, the 
following sequence, as summarised in Table 8.1 was anticipated. 
Table 8.1: Data during learning phase ofI-channel. 
Time (k) -I 0 I 
ak 
~ 
Ck 
dk 
where: 
0 0 
0 0 0 
0 0 
0 0 
lit = k-th dlba 
Ck = k-th 7PRS symbol 
dk = k-th decoded dibit 
2 3 4 
3 3 0 
3 0 0 
3 3 0 
3 3 0 
5 6 
0 3 
0 3 
0 3 
0 3 
7 8 9 10 
3 0 0 3 
0 0 0 3 
3 0 0 3 
3 0 0 3 
The unrnodulated output during transmission of a pseudo random data sequence was also 
measured. Figure 8.5 shows the output under these conditions. The seven levels of the 
baseband 7PRS signal are easily discernible. The correctness of the coding process was 
verified by comparing the baseband output of the transmitter for known data sequences 
with hand-encoded values. This process was executed for a large number of data 
sequences. The output was also compared with values obtained by means of MathCAD 
simulations. 
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Figure 8.5: Unmodulated 7PRS signal during transmission of a pseudo random data 
sequence. 
These signals were also measured as follows : 
1. A baseband signal was transmitted, sampled by the DSP receiver (operating in the 
baseband mode) and written to a secondary storage file on the receiver host Pc. 
2. This signal was then evaluated using the Hypersignal-Plus software, or In some 
cases with MathCAD 6.0. 
Similar results to those already shown were obtained. This process was followed to verifY 
that the receiver SIG-56 card, in fact, samples the same signal measured as the transmitter 
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output. If that was not the case, the perfonnance of the receiver could never have been 
expected to be satisfactory. 
8.3.2 EYE DIAGRAM OF TRANSMITTED 7PRS SIGNAL 
Due to the lack of an instrument capable of displaying the eye diagram of the transmitted 
signal, software was developed which made it possible to ascertain the eye diagram of any 
sampled signal in the project. This software appears as Appendix D in this document. 
Using the stored SIG-56 sampled values discussed above, the eye diagram of the 
transmitted signal was determined. The eye diagram for a sampled pseudo random data 
sequence is shown in Figure 8.6. 
Figure 8.6: Eye diagram of sampled baseband 7PRS signal. 
-
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The relative wide eye opening of the PSF-filtered, and therefore, the relatively lenient 
specifications required from the clock recovery circuit, is obvious from this figure. It is 
also clear that, at the optimum sampling instants, no substantial lSI is present in the signal. 
8.3.3 CHARACTERISTICS OF MODULATED 7PRS SIGNAL 
A similar procedure was followed to evaluate the modulated output of the transmitter as 
described above with respect to the unmodulated output. The following measurements 
were made on the modulated signal: 
1. The waveform of a single modulated data channel during the learning phase. 
2. The waveform of the modulated 49QPRS signal. 
3. The spectral composition of a modulated 49QPRS signal with the pilot tone. 
Figures 8.7 to 8.9 show these measurements. 
From these figures it is clear that the output of the transmitter is indeed a Class I encoded 
49QPRS signal with a carrier frequency of 3 600 Hz and a pilot tone of 1 200 Hz. This 
signal was then used to evaluate the clock and carrier recovery techniques developed 
during the course of the project. 
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Figure 8.7: Modulated 7PRS signal during learning phase. 
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Figure 8.8: Modulated 49QPRS signal. 
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Figure 8.9: Frequency content of modulated 49QPRS signal with pilot tone. 
8.4 EVALUATION OF RECEIVER 
Since the aim of the project was to investigate clock and carrier frequency recovery 
techniques, and not the development of a commercially viable modem, no measurements 
regarding the probability of receiving data in error were conducted. Rather, the acquisition 
time and tracking characteristics of the proposed recovery techniques were evaluated by 
the transmission and reception of pseudo random data files, processing of the received 
signal and the writing of the outputs to files. These files were then examined by means of 
MathCAD 6.0 and Hypersignal Plus 3.0 software_ 
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8.4.1 PERFORMANCE OF CARRIER FREQUENCY RECOVERY TECHNIQUE 
The performance of the carrier recovery scheme was evaluated with respect to three main 
parameters, viz.: 
1. The acquisition time. 
2. The effect of the level of the pilot tone on the tracking performance of the 
recovery system. It was also important to identify the minimum level of the pilot 
tone required to maintain synchronisation. 
3. The performance of the carrier recovery scheme at different SNRs. From this, 
the relative noise immunity of the scheme could be ascertained. 
With respect to the evaluation of the effect of different levels of pilot tone, the following 
procedure was followed: 
1. The pilot tone was adjusted to a predetermined level and a data sequence was 
transmitted and sampled using the sample.pas and sample.asm set of 
programmes. The sample data was stored as a sample.dat file. 
2. The rxv.pas programme was executed on the sample.dat data file. The relative 
position in the sinetable is derived (and saved as a data file) during this 
process. 
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The above process was repeated a number of times for each of six different levels of pilot 
tone and the data files were processed. The basic acquisition characteristics of the carrier 
recovery scheme is demonstrated in Figure 8.10 which shows a typical wavefonn before, 
during and after acquisition. Initially, the local and remote oscillators are unsynchronised, 
but after deriving twelve values of the recovered carrier frequency signal, it is correlated 
with the locally generated signal and a major phase adjustment is made. After this, the 
two signals remain in synchronisation with only minor phase adjustments every eleventh 
sample, if necessary. The instantaneous value of the locally generated signal is determined 
by the position on the built-in sinetable of the DSP processor. 
Ac 
n 
.r 
Ax 
n 
Figure 8.10: 
n 
Time 
Position on sinetable and output waveform before, during and after 
acquisition of synchronisation. 
Figure 8.11 shows a typical acquisition and tracking response for a pseudo random data 
sequence. The first adjustment, after twelve samples (at a sampling frequency of 19 200 
Hz), represents a major phase change - approximately 124 degrees in the figure. This is 
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followed by a series of small adjustments, none of which exceed 3 degrees - representing a 
relative shift of two positions on the sinetable. 
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Figure 8.11: Typical acquisition and tracking response of carrier recovery circuit. 
It is therefore clear that acquisition takes place only after twelve samples, i.e. 625 Ils, from 
the beginning of reception. This was verified by monitoring this process during the 
transmission of a large number of data sequences. Once acquisition had taken place, the 
receiver oscillator was able to track the transmitter very accurately. 
The average size of the phase adjustment was found to be related to the level of the pilot 
tone transmitted. Figure 8.12 shows the average phase adjustment for different levels of 
pilot tone. From this, it is obvious that a lower pilot tone level results in poorer tracking. 
With a pilot tone of less than -35 dB relative to the peak data level, there is a sudden 
increase in the extent to which the phase angle needs to be adjusted to maintain 
synchronisation. 
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Figure 8.12: Average size of phase adjustment relative to the level of pilot tone l 
From the figure, it is obvious that at a pilot tone of -30 dB relative to the data level, the 
average phase error is approximately 3 degrees. A phase error in the local oscillator causes 
a variable gain factor in the output signal2, that is proportional to the cosine of the phase 
error. A tracking error limited to 3 degrees limits this variable gain factor to less than 
0.14%, whilst an error of 10 degrees causes a gain factor of approximately 1.5%. 
Considering this, use of pilot tones at levels ofless than -30 dB are not recommended. 
The distribution of the phase adjustments also depends on the pilot tone levels. For lower 
levels of tone, the distributions are less concentrated around a phase shift of zero degrees. 
Figures 8. 13 (a) to 8.13(f) show typical distributions for different pilot tone levels. In each 
case, the frequency at which each value of phase adjustment occurred, was recorded. 
I All the levels of the pilot tone referred to ·in the discussion should be regarded as relative to the peak 
modulated sigoallevel. 
2 See Paragraph 4.3 and Expression 4.3. 
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Figure 8.13: Distributions of tracking performance at different levels of pilot tone. 
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Figure 8.13 shows a gradual deterioration from the ideal distribution characteristic with a 
decrease in the level of the pilot tone. This is true for pilot tones with a level as low as 
-34 dB. However, at -42 dB the distribution is seriously degraded, as was to be expected 
from Figure 8.12. 
The distributions shown in Figure 8.13(a) to (f) are all suffering from skewness. Values 
between 0.3 and 0.54 were measured in this regard. This points to a deviation from a 
normal distribution [50, p. 97). Figure 8.14 shows the normal quantile plot for the tracking 
characteristic with a pilot tone of -23 dB. One can gather from this figure - which is 
typical of the characteristics measured in this regard - that this deviation is not excessive. 
4l-__ -",-__ ",-___ ,,-___ ,,-___ .-, __ ~ 
·3 -2 · 1 0 
Normal quantile 
Figure 8.14: Normal quantile plot of tracking characteristics for a pilot tone of 
-23 dB relative to the peak modulated signal level. 
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The plotted points in Figure 8.14 represent the distribution of the tracking characteristic. 
This obviously follows the straight line, which represents a normal distribution, closely. 
The spectral purity of the recovered carrier wave depends on the quality of tracking, and 
also deteriorates with a decrease in the amplitude of the transmitted pilot tone. Figure 
8.IS(a) and (b) show this characteristic for pilot tones of -19 dB and -34 dB respectively. 
The same characteristics for higher levels of pilot tone are considerably better . 
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Figure 8.15: Spectral purity of recovered carrier wave with a pilot tone of(a) -19 dB 
and (b) -34 dB. 
The acquisition and tracking characteristics of the carner recovery scheme were also 
evaluated at different SNRs - with the pilot tone level at a fixed level of -14 dB. Figure 
8.16 shows the average phase shift required after acquisition at different signal-to-noise 
ratios. From this it would appear that there is no substantial decrease in the quality of 
tracking with an in increase in noise. 
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Figure 8.16: Plot of SNR against phase shift. 
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Figure 8.16 shows that with the pilot tone at an acceptably high level (higher than -35 dB), 
the carrier recovery system operated satisfactorily, even when the signal was severely 
degraded by noise. Only a very limited deterioration in the tracking performance of the 
system is observed with a decrease in SNR and this figure basically corresponds with the 
results shown in Figure 8.12. 
8.4.2 PERFORMANCE OF CLOCK RECOVERY TECHNIQUE 
The performance of the clock recovery technique was evaluated with respect to the 
following parameters, viz.: 
1. Ability of clock recovery circuit to derive a timing signal of acceptable 
amplitude. 
2. Timing accuracy of timing signal. 
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3. Constellation of demodulated data signal. 
The following technique was followed during the evaluation of the proposed timing 
recovery technique: 
1. A baseband 7PRS signal was transmitted, the timing signal recovered and the 
received data decoded in real time. The data was written to a data file and 
evaluated using Mathcad 6.0 and Hypersignal Plus .. 
2. The clock recovery software was integrated with the clock recovery and 
demodulation software. A 49QPRS signal was sampled with the sample.pas and 
sample.asm software, processed with the combined receiver software and the 
output written to a data file . The data file was then evaluated as described in (1 ) 
above. 
The clock recovery circuit delivered a sine wave output of acceptable amplitude. 
Unfortunately, as can be seen in Figure 8.17, it showed some variation in amplitude, but 
not to any great extent. This situation might have been improved by using more taps on 
the output FIR filter in the clock recovery stage, but this would have led to a longer 
period of "fading in" of the sine wave output. 
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Figure 8.17: Sine wave output of clock recovery circuit. 
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This phenomenon is shown in Figure 8.18, where the time required by the clock signal to 
reach its final amplitude, can be seen. 
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Figure 8.18: Fading in and variation in amplitude of the recovered clock signal. 
The frequency of the clock signal is 2 400 Hz. This was verified by investigation of the 
signal, as well as by detennining the cross-correlation between this signal and a simulated 
signal. This process was repeated for different lengths of signal, ranging from one cycle 
(i .e. eight samples) to eight cycles. Correlation coefficients of between 0,9 and 0,99 were 
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obtained when correlated with a standard 2 400 Hz sine wave of the correct phase (see 
Table 8.2). The output can therefore be considered to be a fair approximation of a sine 
wave at the required frequency. 
By means of auto-correlation, the stability of the recovered signal was determined and 
correlation coefficients of between 0,97 and 0,988 were obtained. This indicated good 
stability with little jitter [28, p. 400]. 
Table 8.2: Correlation coefficients between recovered and simulated clock signals. 
Data Length 
8 Symbols 2 Symbols 1 Symbol 
Cross-correlation 0,900 0,988 0.989 
Auto-correlatiou 0,979 0,985 0,988 
It should be borne in mind that the signals were correlated at a limited number of different 
phase angles, which had a limiting effect on the maximum correlation coefficient values 
obtained. A typical output of the calculated correlation coefficients is shown in 
Figure 8.19. In this case, a zero degree phase shift - corresponding with the left hand side 
of the figure - indicated no phase difference between the simulated, ideal waveform and 
the recovered clock signal. 
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Figure 8.19: Cross-correlation coefficient between recovered clock signal and 
reference signal. 
As shown in Figure 5.6, a peak detector detects the moment the recovered clock signal 
reaches its peak positive value. Figure 8.20 shows the A VR output (A.), clock signal (Bn) 
and peak detector output (Cn) - from the top to the bottom of the figure. Immediately 
following the peak of the sine wave output, the peak detector delivers a pulse, identifYing 
the optimum timing instant. 
The relative timing between the peak detector output and the data symbols is shown in 
Figure 8.21. 
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Figure 8.20: A VR output, clock signal and peak detector output. 
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Figure 8.21: Relative timing of peak detector output and data symbols. 
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From Figure 8.21 , it is clear that there is a fixed timing relationship between the peak 
detector output and the symbol timing. 
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Baseband 7PRS data sequences, as well as modulated 49QPRS signals, were transmitted 
and received by the receiver software. Figure 8.22 shows typical levels of the received 
7PRS signals, as were recovered by making use of the recovered clock signal. The slight 
variation in the values of each level indicates the presence of a limited amount of lSI. By 
varying a variable in the clock recovery code, the actual timing instant can be optimised. 
Careful consideration of these levels enabled the setting of optimised decision levels in the 
decoding code. 
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Figure 8.22: Levels of received 7PRS code. 
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The recovered signal constellation of the 1- and Q-channels for a pseudo random data 
sequence is shown in Figure 8.23 . Again, a moderate amount ofISI is in evidence, but the 
different levels are easily discernible. 
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Figure 8.23: Signal constellation of 7PRS 1- and Q-channels. 
The levels, as shown in Figure 8.23, were decoded into dibits, resulting in dibit values as 
shown in Figure 8.24. This figure shows the I-channel during transmission of the learning 
sequence and the first data symbols. 
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Figure 8.24: Decoded dibits of I-channel during the learning ' period and 
immediately afterwards. 
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8.5 SUMMARY 
This concludes the evaluation of the carrier and clock recovery schemes as developed -
and implemented in DSP - during the course of the project. By analysing the results as 
measured it was possible to come to a number of conclusions regarding the performance 
of the two synchronisation techniques as proposed. These conclusions are discussed in the 
next chapter. 
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CHAPTER 9 
CONCLUSIONS 
9.1 INTRODUCTION 
Considering the evaluation of the transmission system as developed during the course of 
the project, a number of definite conclusions regarding the performance of the transmitter, 
as well as the carrier and clock recovery techniques, can be made. 
After a thorough study of existing carrier and clock recovery techniques, and in particular 
closed-loop systems, it was decided to implement a carrier recovery system by making use 
of a pilot tone. 
The exact operation of many non-linearities used in clock recovery systems has never been 
analysed mathematically. Due to this, extended simulations of a number of possible clock 
recovery techniques - making use of different non-linearities - were done in MathCAD. 
The simulations indicated that excellent results could be obtained from a clock recovery 
system which comprises a limited amount of processing before the baseband signal was 
passed through an A YR. 
Through the simulations, it was also determined that making use of a pulse shaping filter, 
derived from the standard raised cosine response, resulted in a substantial increase in the 
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magnitude of a spectral component at the symbol frequency in the output of the A YR. 
This filter has a wider bandwidth than a standard RC filter, but still better results were 
obtained with the PSF than with the RCF at identical values of excess bandwidth. 
9.2 TRANSMITTER 
The correct operation of the data splitters, PS filters and PRS encoders in the transmitter 
was verified by inspection of intermediate results during simulations, and execution of the 
assembly language code. The frequency and relative phases of the pilot tone, in-phase 
carrier and quadrature carrier signals were also monitored in both the time and frequency 
domains. In each case, satisfactory results were obtained. 
Software was developed to display the eye diagram of the transmitted baseband PRS 
signal. This diagram showed a wide eye opening with essentially no lSI at two specific 
instants during each symbol. This was an indication of a good phase response by the PSF. 
The power spectrum of the 49QPRS signal has a spectral null at 1 200 Hz, a frequency 
corresponding to one third of that of the carrier signal. This was an ideal situation, which 
facilitated the easy implementation of the carrier recovery system when DSP techniques 
were used. The frequency spectrum of the modulated 49QPRS signal was therefore 
conducive to the use of a pilot tone in the carrier recovery scheme. 
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9.3 RECEIVER 
The perfonnance of the receiver was evaluated with respect to the clock and carrier 
recovery techniques, but not with respect to its BER. 
9.3.1 REAL TIME IMPLEMENTATION OF RECEIVER 
Transmitting a baseband 7PRS signal at a data rate of 4 800 bits per second, with a 
sampling rate of 19 200 samples per second, the baseband receiver was capable of 
recovering the clock signal in real time. The recovered clock was used to decode the 
sampled baseband signal, and the dibit values of the decoded 7PRS signal were written to 
a data file on the receiver host computer. Similarly, a carrier recovery circuit was capable 
of recovering the carrier in real time. 
However, the execution speed of the SIG-56 board is of such a nature that the total 
communication system could not be implemented to operate in real time. In an effort to 
optimize the speed of the system, all the relevant code was written in assembly language, 
but even then, the required speed could not be attained. Accordingly, sampling software 
was used to sample the transmitted 49QPRS signal. The sampled values were written to a 
data file for eventual processing by the actual receiver code. 
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9.3.2 CARRIER RECOVERY USING A PILOT TONE 
The carrier recovery scheme was evaluated relative to the following parameters: 
I . Acquisition time. 
2. The effect of the level of the pilot tone. 
3. The noise immunity of the carrier recovery scheme. 
The acquisition time was evaluated with the level of pilot tone at different values between 
-10 dB and -42 dB relative to that of the modulated signal. It was found that, irrespective 
of the level of pilot tone, phase synchronism was obtained within 625 Ils after the 
beginning of reception. The same acquisition time was measured for any initial phase 
error. 
Once synchronised, the receiver tracked the transmitter carrier closely and only very 
moderate phase adjustments were required to maintain synchronisation. However, it was 
found that the tracking was dependent on the level of pilot tone and that the phase 
adjustments became excessive with a pilot tone below approximately -35 dB relative to the 
peak modulated signal level. Use of such low levels of pilot tone should therefore be 
avoided. 
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Since carrier synchronisation involves the calculation of the cross-correlation between a 
regenerated signal and a series of values read from a built-in sinetable, special care was 
taken to maximise the execution speed of this part of the code. 
The noise immunity of the system - with the pilot tone at a fixed level of -13 dB - was also 
determined. A large number of measurements were made at different SNRs, but no 
conclusive cut-off point with respect to this characteristic could be identified. 
9.3.3 CLOCK RECOVERY MAKING USE OF AN A VR AND LIMITED PRE-
PROCESSING 
The clock recovery scheme was evaluated relative to the following parameters: 
I. The ability of the clock recovery circuit to derive a timing signal of acceptable 
amplitude at all times. 
2. The timing accuracy of the recovered clock signal. 
3. The signal constellation of the demodulated data signal. 
It was found that the recovered clock signal takes approximately 4,25 ms after the 
beginning of reception to reach the final amplitude. This is acceptable since the duration of 
the learning phases of such transmission systems normally far exceeds this value. 
Unfortunately there was a substantial variation in the amplitude of the clock signal. This 
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characteristic could probably have been improved by use of more taps in the FIR filter on 
the output of the A VR, but since the clock signal is not used for demodulation purposes, 
and since this would have increased the fading in time of this signal, it was decided not to 
increase the length of the filter. 
Unfortunately, the jitter of the clock signal could not be measured directly, but by cross-
correlating the recovered signal with an ideal, simulated clock signal, the properties of the 
recovered signal were evaluated. This was repeated by auto-correlating different sections 
of the recovered signal. The measurements indicated a stable clock signal with little jitter. 
The relative timing between the timing signal and the symbol periods were also determined 
and satisfactory results were obtained. This was verified by inspection of the instantaneous 
values of the received 7PRS signals and again, very satisfactory results were obtained. 
Very little lSI was present in the received data signal. 
9.4 GENERAL 
From the above, it is obvious that both the proposed carrier and clock recovery techniques 
perform very well - as long as the level of the pilot tone is not too low. It is conceivable 
that characteristics of the PSF filter can still be improved upon by optimisation, making 
use of genetic algorithms [45, p. 67 and p. 68]. This might result in a decreased 
bandwidth, which in tum, might enable the use of a carrier frequency of only 2 400 Hz. 
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Making use of genetic algorithms in the design of the filter should not only result 
improved frequency characteristics, but also in the minimisation of computional 
complexity [59, p. 234]. Due to time constrains, it was not possible to evaluate this 
experimentally. 
With the PSF, a 2 400 Hz carrier frequency cannot be attained since the lower sideband of 
the modulated signal would extend into the negative frequency range, causing severe 
distortion. Alternatively, ways to demodulate analytic signals successfully can also be 
investigated. 
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APPENDIX A 
SIMULATION : RC AND PS FILTERS 
The following is a MathCAD simulation of the filtering of a 
7PRS signal using both RC and PS filters . From this it is 
possible to evaluate the relative frequency responses of the 
filters, as well as the pulse shape of a filtered 7PRS 
signal . 
GENERATE 7PRS SIGNAL 
k .= 128 
1 = 1 .. k 
B11 = <Il (rnd(1 ) - O.5) 
k 
n = 1 .. -
2 
B3, = 0 
--Gene r ation of pseudo random data 
--Compilation of dibits (0 to 3) 
B3n = B2n - B3n_ , + <Il [ - ( B2n - B3n_ 1 + 0.5) ] .4 --Precoding 
- - 7PRS signal 
n 
Time 
7PRS SIGNAL 
DERIVE SAMPLED VALUES OF 7PRS SIGNAL: 
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z = 8 --8 Samples per bit 
(k - 1) I = 0 ,8 .. - 2- ·z 
-
8 
851+ 1 = 851 
851+2 = 851 
851+3 = 851 
851+4 = 85 1 
851+5 := 851 
851+6 := 851 
851+7 = 85 1 
SIMULATION OF RAISED COSINE FILTER 
k b = 
w - IT 
T 
(l = 0.2 
a = b·z - 1 
e = 0 .. a 
b·T 
c = 
a 
( c.a) t. := e·c - 2 
--Note: f=sampling freq, W=n/T 
--Relative sampling instant 
16~ 
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! sin (W'le ) ) 
de = \ W'I. . 
h = fft(d) 
= lasl(h) 
= 0 .. i 
r = fft( 85) 
cos (a· W.le) 
1 -(2.aw~ r 
--Time response of RC filter 
I 
• 
Time 
STEP RESPONSE OF RAISED COSINE FILTER 
--Convert RC filter response into 
frequency domain . 
--Fil te r ing o f 7PRS signal 
I I I I I I I 
-
\ 
-
I I \ I I I I I 
o 16 32 48 64 80 96 112 128 
j 
Frequency 
FREQ. RESPONSE - RC FILTER 
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SIMULATION OF PSF FILTER AND FILTERING OF 7PRS SIGNAL 
e .= 4 .. a 
t = (Sin (2WUo )) . COS (2'(l'W,Uo ) 
o 2'W' u ( )2 o ue 
1 - 4-a . W' -;;-
+ (Sin (2W UO _ 4)). _c_OS--,(_2'_(l'_W_' U..::...e ---,4-,--) 
2,W,uo _ 4 (4'(l .w .u )2 0 - 4 
1 -
n 
--This is the time response of the 
PSF. 
p = fft(f) 
r2 = fit( 85) 
f 
o 
• 
'C ~ 8Se _ 
0. _ 
~ 7 
... 
a 
-
...................... ~~ .... I-. VPl.~ ~--j.---4-i~'-I 
e 
Time 
STEP RESPONSE· PSF FILTER 
--Convert PSF response into 
frequency domain. 
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o 16 32 48 64 80 96 112 128 
j 
Frequency 
FREQ. RESPONSE OF PSF FILTER 
From the frequency responses of the RC and PS filters, as 
shown above, it is obvious that a PSF occupies a bandwidth 
considerably in excess of that of the RC filter , however its 
bandwidth requirements is significant ly less than that of a 
2W RC filter. 
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APPENDIXB 
SIMULATION: REGENERATION OF TIMING SIGNAL 
This is a MathCAD simulation of the AVR-LP clock recovery 
technique developed during execution of this project. A PSF 
filte red 7PRS signal is used as input (Ek below ) . 
1' = 2.D K k 
a =0 .. 102: 
x =E · 
a a+ 8 
y = Ix - E I 
• • • 
E 
• 
-Demodulated 7PRS Signal 
k 
Time 
x 
• 
PREPROSESSlNG FILTER OUTPUT 
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a :0 0 .. 511 
b oy 
• • 
z .o fl\(b) 
a :o O .. 1 2~ 
I 
Vv 1\ Vww \." 
• Time 
OUTPUT OF AVR 
• Frequency 
FREQ. RESPONSE - PROCESSED DATA 
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Th e above f requency response includes a significant spectral 
component at the fundamental frequency of the clock signal . 
This component can be bandpass filtered and used to drive 
the c l ock circuit . 
x o L 25t 
H(x) :=-;:::===== 5 
( )
2,6 
2·, ·5.8 1+ --
x 
--Bandpass filtering of processed data 
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L(x) =-,=====.5 
( )
2,6 
X 1+ - -
2·, A.5 
x 
Frequency 
BANDPASS FILTERING - CLOCK FREQ. 
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The combined response of the filters simulated above enables 
the recovery of the clock signal_ 
R =z ·L(x)·H(x) 
x , 
X =O .. 25t 
H = ifft(R) 
p =O .. 511 
o 
x 
Time(sec) 
CLOCK FREQUENCY 
lECHNIKON 
~l'lrS'MT/f"EE ITATE 
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Unfortunately the recovered clock signal has a moderate 
amount of variation in amplitude. This would normally cause 
jitter. However, since the use of a PSF results in a very 
wide eye opening this characteristic is quite acceptable. 
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APPENDIXC 
PILOT TONE BANDPASS FILTER 
Since the filter has a length of 180 taps, only the specifications thereof, as well as the first 
10 coefficient values, are given. This data is in the form as prepared by Hypersignal Plus 
during the design of the filter . 
In designing the filter a compromise had to be reached between an even better frequency 
characteristic and an excessively long filter. A length of 180 taps provided an attenuation 
of25dB (which was considered to be acceptable), with a bandwidth of200 Hz. 
BP 
180 
I. 92000000000000E +0004 
FILENAME: pilot.FIR 
DESIGN: kw 
SAMPLING FREQUENCY (Hz) : 19200 
CENTER FREQUENCY (Hz): 1200 
BANDWIDTH (Hz): 50 
TRANSITION BANDWIDTH I (Hz): 100 
TRANSITION BANDWIDTH2 (Hz): 100 
STOPBAND ATTENUATION (dB): 25 
FIR LENGTHIlIR ORDER: 180 
RIPPLE (dB)/STEIGLITZ ERR: I 
FILTER TYPE (LPIHPIBPIBS): BP 
CONST ANT MULTIPLIER C: 
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I. OOOOOOOOOOOOOOE +0000 
NUMBER OF NUMERATOR (ZERO) FACTORS: 
ORDER OF ZERO FACTOR (SECTION) I: 
180 
A[O] (ZOO -0)= 
-1.71204515438793E-0003 
A[I] (ZOO -1)= 
-2. 13867291471384E-0003 
A[2] (ZOO -2)= 
-2.26153242605626E-0003 
A[3] (ZOO -3)= 
-2.02449307876836E-0003 
A[4] (ZOO -4)= 
-1.42644964496455E-0003 
A[5] (ZOO -5)= 
-5.27508673975278E-0004 
A[6] (ZOO -6)= 
5.54824562387685E-0004 
A[7] (ZOO -7)= 
1.65979381602659E-0003 
A[8] (ZOO -8)= 
2.60641853548277E-0003 
A[9] (ZOO -9)= 
3.22224671938326E-0003 
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The values of the coefficients were adjusted before integration into the assembly language 
programme. 
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APPENDIXD 
PROGRAMME: EYE DIAGRAM 
This programme provides an easy means to display the eye diagram of a baseband 7PRS 
signal as transmitted by the DSP transmitter. It was important to determine the amount of 
lSI caused by the PSF and this measurement could be made without any problems in this 
manner. The received signal is, without any processing, written as a text file which is then 
processed using this software. 
PROGRAM PlotEyeDiagram; 
{ ••••••••• ** ••••••• ** •••••••• **** •••• **** ••••••• ***** •••• *** •• ********* 
• This programme plots an eye diagram of a data signal by using a text file as input. • 
• The input file must have an amplitude in excess of 2000 units. • 
.***** ••••••••••• *** •••••• ***** ••••••••• **** •••••••••• ·*·······*******1 
USES 
Crt,Dos,Graph; 
VAR 
: Integer; {For loop counter var} 
Data : Array[1..4096) of Real; {Data array of input signal} 
Plot : Array[1..4096) ofInteger; {Converted data for plot} 
Points : Integer; 
WindowS : Integer; 
Samples : Integer; 
Lines : integer; 
Del : Integer; 
ColourChar : Char; 
FileName : String; 
{Number of points - input sig.} 
{Window size} 
{Sample time} 
{Number of lines to plot} 
{Delay time var} 
{Colour decision char} 
{Input file name} 
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PROCEDURE InitGraphics; 
{**.****** ••• ***************** •• ***************************.********** 
• Initializes the screen for graphics mode • 
*** •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• } 
VAR 
Driver, Mode, ErrCode, LowMode, HighMode : Integer; 
BEGIN 
Driver := Detect; 
InitGraph(Driver,Mode,'c:ltp'); 
ErrCode := GrapbResult; 
If ErrCode <> grOK then 
Begin 
ClrSer; 
WriteIn(Ag); 
Writeln('Graphics ERROR : ',GraphErrorMsg(ErrCode)); 
Readln; 
Halt(I); 
End; 
GetModeRange(Driver,LowMode,Highmode); 
SetGraphMode(Highmode); 
End; 
FUNCTION Num2Str(i:longint) : String; 
{ ••••••••••••••••••• ** ••• **** ••••••••••••••••••••••••••••••••••••••• 
• Function to convert numbers to strings for output of integers in graphics mode. • 
* ••••••• * •••••••• * •••••• *** ••••• * ••••••••••• ~ •••• ***.** •••••••••••• } 
VAR 
S : String; 
BEGIN 
Str(i,S); 
Num2Str:= S 
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End; 
PROCEDURE Plotit; 
{********** ••• ******* •••• ** ••• *** •••••••••••••••••••••••••••••••••••• 
• Plots the data collected by the LoadData procedure • 
•••••••••••••••••••••• ** •••••••••••••••••••••••••••••••••••••••••••• } 
VAR 
X : Integer; {X -axes pointer} 
Loop : Integer; {Loop var} 
Counter : Integer; {Counter var} 
XJump : Integer; {Sample jump var} 
Colour : Integer; {Colour code var} 
BEGIN 
Counter := I ; 
InitGraphics; 
SetTextStyle(I,O,3); 
SetColor(White); 
OutTextXY(220,5,'EYE DIAGRAM'); 
SetColor(yeHow); 
SetTextStyle(l ,O, I); 
OutTextXY(400, ll,'File : '+Filename); 
SetTextStyle(2,O,5); 
OutTex1XY(IO,455,'Points : '+Num2Str(points»; 
OutTextXY(130,455,'Window : '+Num2Str(WindowS»; 
OutTextXY(240,455,'Samples pis: '+Num2Str(Samples»; 
OutTex1XY(390,455,'Lines : '+Num2Str(Lines»; 
OutTextXY(500,455,'Delay : '+Num2Str(Del»; 
SetColor(White); 
MoveTo(O,240); 
PutPixel(I ,Plot(11, White); 
XJump := 640 div WindowS; 
X:= I ; 
For i:= 2 to WindowS do 
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Begin 
X := X+XJump; 
Delay(Del); 
LineTo(X,Plot[i]); 
End; 
Colour:= 0; 
For Loop:= I 10 Lines-I do 
Begin 
Colour := Colour + I ; 
If Colour > 15 then 
Colour := I; 
X :=O; 
If UpCase(ColourChar) = 'J' then 
SetColor(Colour); 
Counter := Counter + Samples; 
Moveto(O,O); 
For i:= Counter to Counter+WindowS-1 do 
Begin 
LineTo(X,Plol[i]); 
Delay(Del); 
X := X + XJump; 
End; 
End; 
SeIColor(Red); 
Line(640,240,0,240); 
Moveto(O,O); 
Lineto(GetMaxX,O); 
Lineto(GetmaxX,GetMaxy); 
Lineto(O,GetmaxY); 
Lineto(O,O); 
Readln; 
End; 
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PROCEDURE LoadData; 
{** •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
• Procedure to input the signal data from a file. The input values are also scaled to • 
• fit onto the screen. • 
••••••••••••••• *** •••••••••••••••••••••••••••••••••••••••••••••••••• } 
VAR 
F : Text; {Te>.1 file pointer} 
MaxValue : Real; 
SealeVaI : Real; 
Resolution: Integer; 
RealVal : Integer; 
¥Val : Integer; 
BEGIN 
MaxValue := 0; 
ClrScr; 
Write('Enter the data file : '); 
Rcadln(FileName); 
{Max malue of input signal} 
{Scale value for input signal} 
{Size of screen pointer} 
Write(,Number of points ? : '); 
Readln(points); 
Write('Windows Size? (1..640) : '); 
Readln(WindowS); 
Write('Samples per symbol? : '); 
Readln(Samples); 
Write('Number of lines ? (I..',(points div Samples)-8,') : '); 
Readln(Lines); 
Write('Enter draw delay : '); 
Readln(Del); 
Writeln('Muitiple colours ? (JIN) '); 
ColourChar := Readkey; 
Assign(F,FileName); 
Reset(F); 
For I := 1 to Points do 
Begin 
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Readln(F,Data[i]) ; 
If ABS(Data[i]) > MaxValue then 
MaxValue := ABS(Data[i]); 
End; 
Close(F); 
Writeln; 
Resolution := 200; 
ScaleVaI := MaxValuelResolution; 
If MaxValue > Resolution then 
Begin 
For i := 1 to Points do 
Begin 
Data[i] := Data[i]/ScaleVal; 
End; 
End; 
For i := 1 to Points do 
Begin 
IfData[i] >= 0 then 
Begin 
RealVal := 200; 
YVal := 40; 
While RealVal <> Round(Data[i]) do 
Begin 
RealVal := RealVaI • I; 
YVaI := YVal + I; 
End; 
Plot[i] := YVaI; 
End 
Else 
Plot[i] := Round(ABS(Data[i])) + 240 ; 
End; 
End; 
Begin 
Repeat 
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LoadData; 
Plotit; 
CloseGraph; 
Until keypressed; 
End. 
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APPENDIXE 
PROGRAMME: PSF COEFFICIENTS 
This programme calculates three sets of coefficients for filters according to specifications 
submitted by the user. The filters are as follows: 
• A standard raised cosine filter. 
• A 2W raised cosine filter. 
• A PSF filter. 
The operator is prompted for the following characteristics: 
• The symbol width of the filter. 
• The number of points per symbol. 
• The excess bandwidth, a . 
• A factor by which the calculated coefficients are multiplied. 
• The name of the file in which the coefficients are to be saved. 
PROGRAM RCF _Generator; 
{**** ••• ** ••••• ***** ••• *** •••••••••••••••• ***** •• ***** ••• **** •••••••• 
• This programme generates the coefficients of a raised cosine • 
• filter. The coefficients are also converted into different formats to realize • 
• different filter characteristics. The following files are saved: • 
• <FILENAME>.NOR: Normal X-point RC filter with a length ofY-symbols' 
• 
• 
<FILENAME>.HLF : Every second coefficient of the above filter 
<FILENAME>.MUL : PS filter with X-points and length YI2-symbols 
• 
• 
•••••••• *** ••••• *** •••••••••••• ******** ••••••• ***********.** •••••••• } 
USES 
Crt, Dos; 
TYPE 
Pointer = Array[O .. 1024) of Real; 
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Pointer2 ~ Array[O .. 1024] of Integer; 
PROCEDURE Gen_Raised_Cosine; 
VAR 
Value : Pointer; 
NewValue : Pointer2; 
TwoFill : Pointer2; 
TwoFil2 : Pointer2; 
Amount] : LongInt; 
Mul : Integer; 
SymbolW : Integer; 
Points _ P _ S : Integer; 
Skip : Integer; 
Templnt : Integer; 
: Integer; 
Alpha : Real; 
Step : Real; 
FileName : String; 
OutFile : Text; 
BEGIN 
ClrScr; 
{Calculated real filter value} 
{Integer filter value} 
{Number of points} 
{Multiply factor} 
{Symbol width} 
{Points per symboOl} 
{Skip for every second point} 
{Temperary integer} 
{Counter integer} 
{Alpha value for filter} 
{Step size} 
{Output file name} 
{Output file pointer} 
WriteCEnter the symbol width of the filter: '); 
Readln(SymbolW); 
WriteCEnter the points per symbol : '); 
Readln(Points] _S); 
WriteCEnter the value of alpha : '); 
Readln(A1pha); 
WriteCEnter the multiply factor : '); 
Readln(Mul); 
WriteCEnter the output file name : '); 
Readln(FileName); 
Writeln; Writeln; 
WritelnCPlease wait...') ; 
Writeln; Writeln; 
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Step := piIPoints] _S; 
Amount] := Points] _S * SymbolW div 2; 
VaIue[O] := I ; 
For i:= I to Amount] do 
Value[i] := (Sin(i*Step)/(i*Step» 
*( cos( Alpha*i * Step )/( l-sqr(2 * Alpha *i * Step/pi»); 
Assign(OutFile,FileName+'.nor'); 
ReWrite(OutFile); 
For i := Amount] downto 0 do 
Writeln(OutFile,Round(Value[i]*mul» ; 
For i := I to Amount_P-1 do 
Writeln(OutFile,Round(VaIue[i]*mul» ; 
Close(OutFile); 
Assign(OutFile.Filename+'.nor'); 
Reset(OutFile); 
Skip := 0; 
For i:= I to Amount_P*2 do 
Readln(OutFile,NewValue[i]); 
Close(OutFile); 
Assign(OutFile,Filename+'.hlf'); 
ReWrite(OutFile); 
For i:= I to Amount_P do 
Begin 
Skip := Skip + 2; 
TwoFill [i] := NewValue[Skip] ; 
Writeln(OutFile,TwoFill [ill; 
End; 
Close(OutFile); 
For i:= I to Amount_P do 
TwoFiI2[i+4] := TwoFill[iJ; 
For i:= I to 4 do 
TwoFil2[i] := 0; 
Assign(OutFile,Filename+'.mul'); 
ReWrite(OutFile); 
For i:= I to Amount_P do 
Begin 
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Templnt := TwoFili [i] + TwoFiI2[i] ; 
Writeln(OutFile,Templnt); 
End; 
Close(OutFile); 
Writeln; 
Writeln(Filename+'.NOR',' : Normal filter with ',Points] _S,' points and ',SymboIW.' symbols'): 
Writeln(Filename+'.HLF',' : Every second point of the filter') ; 
Writeln(Filename+'.MUL',' : PSF ',Points_P _S,' point filter with ',SymboIW div 2,' symbols'): 
Readln; 
End; 
BEGIN 
Gen _Raised_Cosine; 
END. 
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APPENDIX F 
PROGRAMME: DATA TRANSMITTER 
The data transmitter software consists of two programmes, viz. %TX4.PAS and 
%TX4.ASM. These programmes are listed below. The basic function of the programmes 
is described in the first lines of each programme. 
%TX4.PAS 
{****** ••• **** ••• ***.*** •••••••••• ** •••••••••••••••••••••••••••••••••• 
• This programme reads the coefficients of a pulse shaping filter and a long integer • 
• data file (to be transmitted) into memo!),. The %TX4.ASM file is then activated and • 
• data is transmitted through the DSP card's Ale. Any of the following signals can be • 
• made to appear on the output - by editing the %TX4.ASM program: 
• - I -Channel baseband 
• - Q-Channel baseband 
• - Modulated I-Channel 
• - Modulated Q-Channel 
• - The 49-QPRS signal 
• - Pilot tone 
•••••••••••••••••••••••••••••••••••••••••••••••••••••• ** ••••••••• ** •• *} 
USES 
Crt, DSPlib4; 
VAR 
datain 
filterin 
: array[1..511] oflongint; 
: array[1..256] of longint; 
baseaddress, timeout : word; 
Infile : text; 
i,a : Integer; 
Length : Integer; 
temp : Longint; 
• 
• 
• 
• 
• 
• 
• 
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DataFile : Text; 
BEGIN 
timeout := 10000; 
baseaddress := $2bO: 
DSP _Reset(BaseAddress); 
DSP _ Load(BaseAddress,'%tx4'); 
DSP _ Go(BaseAddress); 
Assign(Infile,'e:1fI28n.mul'); 
Reset(Infile); 
For i := 1 to 128 do 
Readln(Infile,filterin [ i] ); 
Close(lnfile); 
ClrScr; 
WriteCLoading data '); 
Assign(DataFile, 'e: II in t. io'); 
Resel(DaLaFile); 
Length:=500; 
For i:= I to Length do 
Read(DataFile,datain[i]); 
Close(DataFile); 
For i := I to 128 do 
Begin 
{Time before error is shown} 
{Base address of the DSP card} 
{Load %tx4.asm into SIG-56 board) 
{Start the DSP card} 
IPS Filter file name} 
{Read filter coefficients into array) 
{Read data data into array} 
DSP _ WriteFlag(baseaddress,timeout); {Check if DSP card is ready} 
DSP _ WriteLonglnt(baseaddress,filterin[i)) ; {Write filter coefficients to DSP board) 
End; 
Writeln; Writeln; 
WritelnCTransntitting ... '); 
For i := I to 3000 do {6 times length of data file} 
Begin 
DSP _ WriteFlag(baseaddress,timeout); {Check ifDSP card is ready} 
DSP _ WriteLonglnt(baseaddress,datain[i)); {Write data to DSP card} 
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End; 
WritelnC ........... END OF TRANSMISSION'); 
END. 
%TX4,ASM 
.*** •••••••••••••••••••••••••••••• ** ••••••••••••••••••••••••••••••• **. 
.> REAL-TIME 49QPRS TRANSMITTER - TO TIffi AlC > 
.** •••••••••••••••••••••••••••••••• *** •••••••••••••••••••••••••••••••• 
; > PROGRAMME: Transmitter of a 49QPRS signal. , 
.> Reads long integer values from the host PC and converts these values into > 
.> 
, binary. The binary values are then encoded into two 7PRS signals (an I > 
.> 
, 
. > 
, 
> and Q-channel). These two channels are then filtered by a PSF and 
modulated in quadrature. The modulated channels are summated to give a > 
.> 
.> 
49QPRS signal. A pilot tone is added before transmission. 
Transmission of data is preceded by a learning phase. 
•••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
•••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• , 
;> USE OF MEMORY AND INTERNAL REGISTERS» 
., 
.. , 
rO Pulse shaping filter coefficient table 
.> Memory : x:SI000 .. $1080 
.> Base address : SIOOO 
., Modifier value mO : $7f or 127 
.> Offset value nO : 8 
.> 
.> r4 Circular buffer 7PRS data file , 
.> Memory : y:SOOOO .. S0020 , 
.> Base address : SOOOO , 
.> Modifier value mO : $lfor31 
.> Offset value nO : Not used , 
.> 
.> r2 Sine look-up table 
> 
* 
, 
> 
> 
> 
, 
> 
> 
> 
> 
> 
> 
> 
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., Memory : y:$O 100 .. $0200 , 
., Base address : $0100 
., Modifier value m2 : $ff or 255 
., Offset value nO : $30 or 48 , 
., 
, 
., 
r6 Cosine look-up table file 
., Memory : y:$0100 .. $0200 
., BaseAddress : $0140 
., Modifier value m6 : $ffor 255 , 
., OlIset value n6 : $30 or 48 , 
., 
, 
., 
, 
;' The following address registers were used as counters : 
. , 
, 
;* rl 
., 
, 
., 
, 
;' r5 
.. 
., 
, 
;* r7 
., 
, 
.  
; ' r3 
., 
, 
Pointer for pilot tone. 
Length of jump (n I) : 16 
Counter for long integer read 
Number of counts : 24 
Counter for symbol calculation 
Number of counts : 8 
Learning phase pointer 
.•• ******** ••••• *.****.**.*** •••••••••••••••••••••• ******************* , 
opt fC,rnu,s, w,mex 
buffmod equ 31 ; 7PRS circular data buffer modules 
buffieng equ 32 ; 7PRS circular data buffer length 
lumod equ 127 ;Filter look-up table modules 
luleng equ 128 ;Filter look-up table length 
lupps equ 8 ;Filter points per symbol 
symbols equ 16 ;Number of symbols 
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tempI 
tempQ 
store 
mask 
datain 
HSR 
HDR 
CRA 
CRB 
PCC 
PCDDR 
TX 
TEST 
A1CSetup 
equ $050 
equ $051 
equ $052 
equ $053 
equ $054 
equ $ffe9 
equ $ffeb 
equ $ffec 
equ $ffed 
equ $ffel 
equ $ffe3 
equ 
equ 
$ffef 
$ffee 
org p:$OOOO 
jmp A1CSetup 
org p:$0080 
;Temporary channel I value 
; Temporary channel Q value 
;Temporary binary value 
;Saves the A1C mask value 
;Stores the input longint 
;Host status register 
;Host data register 
;Control register A 
;Control register B 
;Port C control register 
;Port C direction register 
;Transmit memory location 
;DAC Ready register 
.••••••••• *** •••••••••••••••••••••••••••••••••••• ** ••••••••••••••••••• 
, 
;* Set the analogue interface circuit (AIC) for a sampling frequency of 19.2 kHz 
; * by loading B counter with the value of 27. To get a switched cap filter (SCF) 
; * frequency of 518 kHz counter A should be set to 5. OIP filter ft) = +-6,66kHz. 
.* 
; * Calculations: 
.* , Master Clock Freq. 5,184MHz 
.* SCF Clock Freq. = ------------------------ ------------- 518,4kHz 
.* 2 X Counter A 2X5 
.* 
.* , SCF Clock Frek. 518,4kHz 
.* Sampling Freq. = ------------------ = --------------- 19,2kHz 
.* , CounterB 27 
* 
* 
* 
* 
* 
* 
* 
* 
* 
* 
* 
* 
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.********************************************************************* 
ori #o/oOOOOOIOO,omr ;Enable onboard ROM 
movep #$4000,x:CRA ;Setup SS! control register A 
movep #$3AOO,x:CRB ;Setup SS! control register B 
movep #$OOOlff,x:PCC ;Setup Port C control register 
movep #$OIOe,x:PCDDR ;Setup Data direction register 
elr a 
move a,x: $ffif ;Disable interrupts 
movep #$fflfie,y:$ffeO ;Set AlC master freq 
move #$fffcOO,b I 
move bl ,x:mask 
elr b 
;Setup AlC mask for 14 bit output 
;'" Primary transmission for Timer A 
priTA 
move #$ffffff,a I 
blst #6,x:TEST 
jcc priTA 
movep al ,x:TX 
; *** Secondary transmission for Timer A 
secTA 
move #$OaOOOO,b I 
btst #6,x:TEST 
jcc secTA 
movep bl ,x:TX 
; ••• Primary transmission for Timer B 
;Maximum value for a 
;Check ifDAC ready 
;!f not goto priT A 
;Transmit max value $ffffff 
;Set TA = 5 
;Check ifDAC ready 
;If not goto secT A 
;Transmit setup value TA=5 
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priTB 
btst #6,x:TEST 
jcc priTB 
movep al ,x:TX 
;Check ifDAC ready 
;If not goto priTB 
:Transmit max value $fffiff 
; ••• Secondary transmission for Timer B 
move #$360200,bl ;TB = 27 for 19200 Hz sampling 
secTB 
btst #6,x:TEST 
jcc secTB 
movep bl ,x:TX 
;Test ifDAC ready 
;If not goto secTB 
;Transmit setup value TB=27 
.•• ******** ••••••• ***** •••••••••••••••••••••••••••••••••••••••••••••• , 
;' Initialize the DSP : 
. 
. 
.  
.  
.. 
, 
.  
, 
.  
.. 
.  
, 
.  
.  
.  
.  
.  
, 
.. 
.  
, 
.  
, 
.. 
I) Setup the address register, offset register and the modifier registers 
2) Resetting of temporary memory locations 
3) Set the carrier frequency to 3 600 Hz 
This is achieved as follows: 
Sampling Freq. 19200 Hz 
5,33 
Carrier Freq. 3600 Hz 
Number of points of sine table 256 
= 
5,33 5,33 
48 
This means that every 48-th point of the sine table should be used in a 
circular buffer format. 
4) Clearing the 7PRS circular buffer 
191 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
© Central University of Technology, Free State
'. 5) Reading the filter coefficients into DSP memory • 
.**** ••••••••••••••••••••••••••••••••••••••••••••• ** •• *** ••••••••• **. 
movec #6,omr ;Enable onboard ROMs 
;*** I) Setup address register, offset register and modifier files 
move #$IOO,rl ;Set counter for pilot tone 
move #$IO,nl ;Set length of jump (freq) 
move #Sff,ml ; Set length of sine table 
move #5,r5 ;Set counter for longint read 
move #O,r7 ; Clear symbol counter 
move #O,r3 ;Clear learning phase register 
move #0,r4 ; 7PRS Circular buffer base address 
move #buffmod,m4 ;Set circular buffer modifier value 
move #$1000,rO ;Filter coefficient circular buffer base address 
move #lumod.mO 
move #lupps,nO 
; * ** 2) Clear temporary memory locations 
move #O,xO 
move xO,y:templ 
move xO,y:tempQ 
move xO,y:store 
;*** 3) Setup carrier frequency of 3600 Hz 
move #SI00,r2 
move #48,n2 
move #Sff,m2 
move #$140,r6 
move #48,n6 
move #$ff,m6 
;Set circular buffer modifier value 
;Set offset jump value 
;Clear y:templ 
;Clear y: tempQ 
;Clear y:store 
;First position on sine table 
;Offset 48 for frequency of 3600 Hz 
;Define last position of circular buffer 
;90 degree phase shift for cosine 
; Offset 48 for frequency of 3600 Hz 
;Modifier value for circular buffer 
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;'" 4) Clear 7PRS circular buffer 
move #O,yO ; Clear yO 
do #buffieng,elear :Repeat #buffieng (32) times 
move yO,y: (r4)+ 
clear 
;'" 5) Read the filter coefficients to memory x:$lOOO .. lOSO 
do #luleng,endin ;Repeat #luleng (12S) times 
filin 
blSt #O,x:HSR ; Check if host is ready 
jcc filin ;If not goto filin 
move x:HDR,a :Move filter coef. to acc. a 
move a,x:(rO)+ ;Store acc. a in circular buffer 
endin 
move #$IOOO.rO 
elr a 
move a.xO 
move a,yO 
calc 
:Restore rO base value 
; Clear acc. a 
: Clear register xO 
: Clear register yO 
.******************************************************************** , 
;' This routine filters the two 7PRS signals with the PSF. 
. 
;' Explanation of the two MAC routines : 
.  
.  
, 
•• , 
.  
, 
.  
.  
.  
, 
mac xl ,xO,a y:(r4)+.xO 
a = xl • xO + a . A new value is loaded into xO from y:(r4). 
r4 is increased by 1. 
mac xl ,yO,b x:(rO)+nO,xl y:(r4)+,yO 
b = xl • yO + b. A new value is loaded into xl , with a 
offset value of 8, from x:(rO). yO is loaded with a new 
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., 
value while r4 is increased by I. , 
., , 
, 
., Where, , , 
., xl = filter coefficients , 
., 
xO = 7PRS I channel data , , 
., yO = 7PRS Q channel data • 
. , , 
.  Thus, the I and Q channel data are multiplied with the same , 
.  filter coefficient. The I & Q buffer pointer is incremented , 
.. by I while the filter pointer is increased by 8 . • 
.****** ••• *****.******.******************** ••••••• *********** ••••••• * 
clr a x:(rO)+nO,xl 
clr b ; Clear register b 
do #symbols,point ;Repeat #symbol (16) times 
mac xl ,xO.a y:(r4)+,xO 
mac xl ,yO,b x:(rO)+nO.xl y: (r4)+.yO 
point 
move x:(rO)-nO.xl ;Decreases the value of rO by 8 
move x:(rO)+,xl ;Increases the value of rO by I 
~ **** •••••••••••••••••• * •••••••••• * ••••• * •••••••••••••••••••••••••••• 
;' Output signal to the AI C 
;' Multiply the filtered data of the I en Q channels with the sine and cosine carriers. ' 
;' The filtered data and carriers are scaled to the correct values. 
.••••••••••••••••••••••••••• * ••••••• ** •••••••••••••••• **** ••••••••••• 
, 
;"'I-CHANNEL 
asr 
asr 
asr 
asr 
asr 
move 
a 
a 
a 
a 
a 
aO,al 
;Move register A right. This 
;is done to prevent overflow. 
; Copy aO into a I 
• 
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• 
© Central University of Technology, Free State
move aO.xl ;Transfer aO to xl 
;'" Output the I -channel baseband signal to the AI C 
do #JJ ,SinShift 
asl a 
SinShift 
move x:mask,yl 
and yl ,a 
;outlAlC 
btst #6,x:TEST 
jcc outlAlC 
movep a,x:TX 
move y:(r2)+n2,a 
do #12,Shiftl 
asr a 
Shift I 
move al ,yl 
mpy xl ,yl ,3 
asr a 
move aO,al 
;Scale acc. a for output 
;Load xO with mask 
;Mask acc. a with xO ($fffcOO) 
;Test if AIC ready 
;lfnot goto outlAIC 
;Else output acc. a . 
;Load next point of sine wave (3600Hz) 
;Scale the sine wave down 
;Load yl with al 
;Modulate the l-channel 
;Divideby 2 
;Save value in al 
;'" Output the modulated l-channel to the Al C 
;outlCAIC 
move x:mask,y l 
and yl ,a 
btst #6,x:TEST 
jcc outlCAlC 
movep a,x:TX 
; ••• Q-CHANNEL 
;Test if AlC ready 
;If not goto outlCAIC 
;Else output acc. a 
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asr b ;Move ace. a right. This 
asr b ;is done to prevent overflow. 
asr b 
asr b 
asr b 
move bO,bl ; Copy bO into b 1 
move bO,xl :Transfer bO to xl 
;*** Output the Q-channel baseband signal to the A1C 
CosShift 
;outQAlC 
Shift2 
do #ll,CosShift 
asl b 
move x:mask,y l 
and yl.b 
blSt #6,x:TEST 
jcc outQAIC 
movep b,x:TX 
move y:(r6)+n6,b 
do #12,Shift2 
asr b 
move bl ,yl 
mpy xl ,yl,b 
asr b 
move bO,bl 
;Test if A1C ready 
:If not goto outQAlC 
;Else output b 
;Load the next cosine value (3600Hz) 
:Scale the cosine wave down 
;*** Output the modulated Q-channel to the AIC 
;outQCAlC 
move x: mask,y I 
and yl,b 
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blst #6,x:TEST 
jcc outQCAlC 
movep b,x:TX 
add b,a 
;"'ADD PILOT TONE 
clr b 
move y:(rl)+nl ,b 
rep #$5 
asr b 
add b,a 
; '" Output the 49 QPRS signal to the AlC 
move x: mask,y I 
and yl ,a 
out49QPRS 
blst #6,x:TEST 
jcc out49QPRS 
move a,x:TX 
;Test if AlC ready 
;If not goto outQCAl C 
;Else output b 
;1 + Q-modulated signal = 49-QPRS 
;Read pilot tone voltage from sine table 
;Add pilot tone 
;Test if AlC ready 
:If not goto out49QPRS 
;Else output a 
jsr sym 
jmp calc 
;Look if ne,,1 symbols should be calculated 
;Filter next symbols 
sym 
.******************************************************************** , 
;' Check if new symbols (l & Q) should be calculated. 
;' Because there are 8 samples per symbol, a new symbol should be 
;' calculated every 8-th filtering cycle. 
, 
.*******.***** •••• *.***.**** ••••••••••••••••••••••••••••••••••••• ** •• 
, 
move x:(r7)+,a 
move r7,xl 
;Dummy move to inc r7 
;Load xl with the value of r7 
, 
, 
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move #7,al ;Set maximum count (0-7) 
and xl ,a 
jseq Code ;lfxl = a then goto Code 
rts ;elSe return to output subroutine 
Code 
.*** ••••••••• *** ••••••••••••••••••••••••••••••••••• *** ••••••••••••••• 
; * Learning phase data loaded 
.•••••••••••••••••• ** ••••••••••••••••••••••••••••••••••••••••••••••• * 
, 
move x:(r3)+,a ;Dummy move - incr r3 
move r3 ,xl 
move #>ScO,a ; 192 (SCO) baud learning phase 
cmp xl ,a 
jgt learn ;Jump to learn 
.*** •••••••••••• *** ••••••••••••••••••••••••••••••••• ** ••••••••••••••• 
; * Encode the data and store in the buffer 
~ . Data are now encoded - and a new lonint is read if necessary 
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• , 
move x:(r5)+,a ;Dummy move - incr r5 
move r5,xl 
move #6,al 
cmp xl ,a 
jseq read ;If r5=S6 then read new longint 
encode 
•••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
;* Precode and code data into 7 PRS format - I-channel into xO 
; * and Q-channel into yO 
.••••••••••••••• * ••• * •••••••••••••••••••••••••••••• ** ••••••••••••••• 
move #0,r7 
move #SIOOO,rO 
elr a 
;Reset the CalcSym counter 
;Reset the filter file 
* 
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elr b 
move x:datain,aO ;Longint into aO 
asl a ;a = 2 MSB of longint 
asl a 
move #>3,xO :Load xO with 3 
and xO,a ;a(k) of! in al 
move aO,bO 
asl b 
asl b 
move bO,x:datain 
and xO,b 
move #>4,yO ;Load yO with 4 
add yO,a y:templ,xl ;a=a+4 and load xl with b(k-I) ofl 
add yO,b y: tempQ,y I :b=b+4 and load y l with b(k-I) ofQ 
sub xl,a ;b(k)=a(k)-b(k-I) of! 
sub yl ,b ;b(k)=a(k)-b(k-I) ofQ 
and xO,a 
and xO,b al,y: templ ; Store b(k) of I 
add xl ,a bl ,y:tempQ ;y(k)=b(k)+b(k+ I ) and store b(k) of Q 
add yl ,b ;y(k)=b(k)+b(k+ I) of Q 
sub xO,a :Shift I-<:hannellevel 
sub xO,b ;Shift Q-<:hannellevel 
move y:(r4)-,xO ;Dec r4 and get new value for xO 
move bl ,y:(r4)- ;Dee r4 and Save 7PRS Q value 
move bl ,yO ;Save 7PRS Q value in yO 
move al ,y: (r4) :Save 7PRS I value in y:(r4); 
move al ,xO ;Save 7PRS I value in xO 
rts ;CalcSym 
read 
.••••••••••••••• *.*** •••••• ** •••••••••••••• ** •••••••• *****.* •• ****.*. 
;' Reads a new long integer from the host. • 
. ***** ••• ***************.*.****************************************** , 
btst #O,x:HSR ; Check if host is ready 
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jcc read ;If not goto Read 
move x:HDR,a ;Move long integer to register a 
move a,x:dalain ;Store the long integer in x:datain 
move #0,r5 ;Reset the long integer counter 
rts 
learn 
.******************************************************************* 
;* Transmit learning phase (1=0,0,3,3,0", and Q=O,2,0,2,0,L * 
.******************************************************************* , 
elr b #$200000,y I 
jelr #O,xl ,learnq 
or yl ,b ;Set Q=2 
learnq 
move #$COOOOO,y I 
jelr #l ,xl ,learni 
or yl,b 
learni 
move bl ,x:datain 
jmp encode 
end 
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APPENDIXG 
PROGRAMME: CARRIER RECOVERY 
.************************************.***********************. 
; * This programme reads the sampled values of the transmitted signal 
;* (stored as SAMPLE.DAT) and recovers the in-phase and quadrature 
• 
* 
; * carrier signals. These signals are written to a file on the receiver host PC • 
; * for further processing. * 
.•••• *** •••••••••••••••••••••• ** •••••••••••••••••••••••••••••• 
;"' •••• ** ••••• FILTER 2 (1200 Hz)"'······························ 
; * This is a BPF which recovers the pilot tone from the transmitted signal. * 
.* , 
; * Length => 180 
;* Memory (Coef)=> x:$400 .. $4b4 
; * Memory (Data)=> y:$400 .. $4b4 
~ . Pointer => r6,m6,r5, m5 - Not Free 
* 
* 
* 
* 
* 
.••••••••••••••••••••••••••••••••••••••••••••••••••••• ** •••• * 
, 
~ ··*··········FILTER 3 (3600 Hz)······························ 
;* This is a BPF, centred at 3600 Hz. It recovers the carrier frequency. 
.* , 
;* Length => 80 
;* Memory (Coef)=> x:$500 .. $54f 
; * Memory (Data)=> y:$500 .. $54f 
;* Pointer => r7, m7 - Not free 
* 
* 
* 
* 
* 
* 
.•••••••••••••••• ** ••••••••••••••••••••••••••••••••••••• * •••• 
, 
;****······CORRELATION COEFFICIENT······················· 
;* Data length => 12 samples (m3=#$b) * 
;* Memory => x:$600 (r3=$600) * 
; * Sine table => y:$IOO-$lff (r4=$100, m4=$ff) • 
; * Stepsize for 3k6 => n4=#$30 * 
;* Maximize cor => x:$700 (r2=$700, m2=$I) * 
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;* Memory (stack)=>x:$702 to $704 (r2, n2, m2) * 
.*** •••••••••••• *****.*** ••••••••••••• * •••••••••••••••••••••• 
, 
;··············SnNETAUBLEOtrrPlff·························· 
;* Register => r2=$100 to $Iff * 
;* Memory (stack)=> x:$705 to $707 (r2, n2, m2) * 
•••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• , 
. ----------------------------------------------------------------------
opt fC,mu,s,w,mex 
Filt_Len2 EQU 180 
Filt Len3 EQU 80 
Shift_Len EQU 9 
Shift_Len2 EQU $6 
Shift_Len3 EQU $6 
HSR EQU $ffe9 
HDR EQU Sffeb 
ORG X:$400 
;Length of 1200 Hz filter 
;Length of 3600 Hz filter 
;HOSI status register 
;Host data register 
Coef2 ; coefficients for 1200 Hz pilot filter are stored in reverse order, 
with h[N-1) fi rst, h[O) last 
DC -144,-179,-190,-170,-120,-44 
DC 47,139,219,270,283,251 
DC 175,64,-67,-199,-309,-379 
DC -394,-347,-240,-87,91 ,267 
DC 413,503,519,454,313 ,113 
DC -116,-341,-525,-636,-653 ,-568 
DC -389,-140,144,419,641 ,773 
DC 790,684,467, 167,-171 ,-495 
DC -755,-907,-923 ,-796,-541 ,-193 
DC 196,567,860,1029,1044,897 
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DC 607,216,-218,-629,-952,-1134 
DC -1146,-981 ,-662,-234,236,678 
DC 1023,1215,1223,1043,701,248 
DC -249,-712,-1070,-1267,-1271 ,-1080 
DC -724,-255,255,727,1089,1285 
DC 1285,1089,727,255,-255,-724 
DC -1080,-1271,-1267,-1070,-712,-249 
DC 248,701 ,1043,1223,1215,1023 
DC 678,236,-234,-662,-981,-1146 
DC -1134,-952,-629,-218,216,607 
DC 897,1044,1029,860,567,196 
DC -193,-541 ,-796,-923 ,-907,-755 
DC -495,-171 ,167,467,684,790 
DC 773,641,419,144,-140,-389 
DC -568,-653,-636,-525,-341 ,-11 6 
DC 113,313,454,519,503,413 
DC 267,91 ,-87,-240,-347,-394 
DC -379,-309,-199,-67,64,175 
DC 251 ,283,270,219,139,47 
DC -44,-120,-170,-190,-179,-144 
ORG X:S500 
CoeD ; coefficients for 3600 Hz filter are stored in reverse order, 
with h[N-1] first, h[O] last 
DC -1081,258,1315,756,-767,-1372 
DC -277,1194, 1209,-287,-1460,-836 
DC 845,1507,303,-1302,-1314,311 
DC 1576,900,-906,- 1611,-3 23,1384 
DC 1392,-328,-1659,-944,948, 1681 
DC 335,-1434,-1439,338,1705,967 
DC -969,-1712,-341,1453 ,1453,-341 
DC -1 712,-969,967,1705,338,-1439 
DC -1434,335,1681,948,-944,-1 659 
DC -328,1392,1384,-323 ,-1611,-906 
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DC 900,1576,311,-1314,-1302,303 
DC 1507,845,-836,-1460.-287,1209 
DC 1194,-277,-1372,-767,756,1315 
DC 258,-1081 
org p:$OOOO 
jmp lnitValues 
org p:$0800 
lnitValues 
ori #0/000000 100,omr 
move #>$60,rl 
move #>$2,ml 
move #$400,r6 
move #Filt_ Len2-I ,m6 
move #$500,r5 
move #Filt _ Len3 -I ,m5 
move #$500,r7 
move #Filt_Len3-l.m7 
move #>$600,r3 
move #>$b,m3 
move #$100,r4 
move #$ff,m4 
move #$30,n4 
move #$IOO,r2 
move r2,x:$705 
move #>$30,n2 
move #>$ff,m2 
move m2,x:$707 
move #>$700,xO 
move xO.x:$702 
move #>$I,xO 
move xO,x:$704 
;CLEAR CIRCULAR BUFFERS 
move #O,xO 
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do # 180,stopelr 
move xO,y:(r6)+ 
stopelr 
;INPUTDATA 
do #1024,Spt 
;CALCULATE CARRIER 
data_in 
btst #O,x:HSR 
jcc data_in 
move x:HDR,a 
move y:$800,a 
move a,y:(r6)+ 
;Filter 2 - 1200 Hz bandpass (pilot tone) 
Filt2 
MOVE #Coef2,RO 
MOVE #Filt_Len2-I ,M6 
NOP 
; Check if host is ready 
;If not, go to data_in 
;Input data to acc. a 
;Use modulo arithmetic for circular buffer 
CLR A 
init A to zero 
X:(RO)+,XO Y:(R6)+.YO 
get last coeff, get last delay element 
;Execute filter loop 
MAC XO,YO,A X:(RO)+,XO Y:(R6)+,YO 
A = A + coefJ"delay get next coeff get nex1 delay element 
_endFIR2 
DO #Shift_Len,_Shift2 
ASL A ;Adjust to correct amplitude 
Shift2 
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;OUI] 
filt 
blsl #1 ,x:HSR 
jcc OUI] 
move a,x:HDR 
move a,y:$700 
move x:(rl)+,b 
move #>$62.xO 
move rJ ,b 
sub xO,b 
jmi fill 
move a,y:(r5)+ 
move y:(r6)-,a 
; Sian of filter 3 - 3600 Hz bandpass 
Fil13 MOVE #Coei1,RO 
MOVE #Fill_Len3-I,M7 
NOP 
NOP 
CLR A 
inil A 10 zero 
X:(RO)+,XO 
gel lasl coeff 
MAC XO,YO,A X:(RO)+,XO 
;Transfer pilollone 10 hosl PC 
;Tesl if hosl is ready 
;If nOI gOlo OUI_P 
;Transmit pilot to host 
;Multiply pilot frequency with 3 
;Dummy move - dec r6 
;Use modulo arithmetic for circular butTer 
Y:(R7)+,YO 
get last delay element 
Y:(R7)+,YO 
A = A + coetf*delay get next coeff get next delay element 
DO #Shift _ Len,_ Shift3 
ASL A ;Adjusl to correct amplitude 
_Shift3 
;out_Car ;Output of un synchronized carrier signal 
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out_ 
btst #1 ,x:HSR 
jcc out_Car 
move a,x :HDR 
move a,y:$701 
move a,x:(r3)+ 
move #$40,n2 
nop 
move y:(r2)+n2,a 
rep #$6 
asr a 
S 
btst #1 ,x:HSR 
jcc out_S 
move a,x:HDR 
move a,y:$702 
move #$ro,n2 
nop 
move y:(r2)+n2,a 
rep #$6 
asr a 
move #$30,n2 
move r2,3 
out_C 
blSt #1 ,x:HSR 
jcc out_C 
move a,x:HDR 
;BEGlNNING OF CORRELATION LOOP 
move r3,bl 
move #$0,b2 
move #$601 ,xO 
sub xO,b 
jsmi Corr 
;Test if host is ready 
;If not goto out_Car 
;Transmit carrier to host 
:Position table pointer for sin 
;Output synchronized sine position on table 
;Test if host is ready 
;If not goto out_ S 
;Transmit sin to host 
:Output cos position on sin table 
;Test if host is ready 
;If not goto out_ C 
;Transmit cos to host 
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Spt ;Read next data value 
;CALCULATE CORRELATION AT ANGLE A 
Carr 
;Push and pop r2,n2, m2 
move r2,x:$705 
move rn2,x:$707 
move x:$702,r2 
move x:$704,rn2 
nap 
move r4,x:(r2)+ 
CLR A X:(R3)+,XO Y:(R4)+n4,YO 
init A to zero get last coeff get last delay element 
;Correlate recovered signal with current position on table 
MAC XO,YO,A X:(R3)+,XO Y:(R4)+n4,YO 
A = A + x 1'x2 Next sine value Next sine table value 
_endLoop 
DO #Shift_Len2,_Shift 
ASR A ;Align to correct Q-notation 
Shift 
move a,x:(r2)+ 
;CALCULATE CORRELATION AT ANGLE A+ (+1.41 degrees) 
move r4,3 
move #>$70,n4 
move x:(r3)-,a 
move x:(r4)-n4,a 
move #$30,n4 
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move x:(r4)+,a 
move r4,x:(r2)+ 
Corr2 
CLR A 
init A to zero 
X:(R3)+,XO 
get last coeff 
MAC XO,YO,A X:(R3)+,XO 
20S 
Y:(R4)+n4,YO 
get last delay element 
;Correlate recovered signal with (current position+ l) on table 
Y:(R4)+n4,YO 
A = A + xl'x2 Ne~1 sine value Nex1 sine table value 
_endLoop2 
DO #Shift_Len3 ,_Shift2 
ASR A ;Align to correct Q-notation 
_Shift2 
move x:(r3)-,b :Dummy move (dec r3) 
move x:(r4)-,b 
move x:(r2)+,xO 
cmp xO,a 
jgt AdjustlSO ;Add ISO degree if rho(x»rho(x+ I) - (Error > ISO degrees) 
neg a x:(r2),r4 
move #$SO,n4 
nop 
move x:(r4)+n4,b 
move #$30,n4 
nop 
move r4,x:(r2) 
AdjustlSO 
move #>$O,yl 
add y l ,a 
jgt Adjust90 ;Add 90 degrees if rho(x)<O 
move x:(r2),r4 
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move #>$40,n4 
nop 
move x:(r4)+n4,b 
move r4,x:(r2) 
move #$30,n4 
Adjust90 
move x:(r2),r4 
move #>$bf,n4 
nop 
move x:(r4)+n4,b 
move r4,x:(r2) 
move #>$30,n4 
jsr Correl 
jpl TooHigh 
move x:(r2),r4 
move #>$20,n4 
nop 
move x:(r4)+n4.b 
move r4,x:(r2) 
move #>$30,n4 
TooHighR 
jsr Correl 
jpl TooHigh2 
move x:(r2),r4 
move #>$IO,n4 
nop 
move x:(r4)+n4,b 
move r4,x:(r2) 
move #>$30,n4 
TooHigh2R 
jsr Correl 
jpl TooHigh3 
move x:(r2),r4 
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;Accurate to within 22.5 degrees 
;Accurate to within 11.25 degrees 
TfCHHIKON 
VR rSTAAlIFREf STAll 
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21 0 
move #>$8,n4 
nop 
move x:(r4)+n4,b 
move r4,x:(r2) 
move #>$30,n4 
TooHigh3R 
jsr Correl 
jpl T ooHigh4 
TooHigh4R 
Loop 
jsr Correl 
jpl Output ;Correct phase angle determined - exit from correlation loop 
move x:(r2),r4 
move #>$I,n4 
nop 
move x:(r4)+n4,b 
move r4,x:(r2) 
move #>$30,n4 
jmp Loop 
;Spt 
Correl ;Correlation with one position shifted on sine table 
move x:(r2)+,r4 
move #$600,r3 
nop 
CLR A X:(r3)+,XO Y:(R4)+n4,YO 
init A to zero get last coeff get last delay element 
MAC XO,YO,A X:(R3)+,XO Y:(R4)+n4,YO 
A=A + x'*x2 Next sine value Next sine table value 
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_endeor 
DO #Shift _ Len2,_ Shift2 
ASR A ;A1ign to correct Q-notation 
Shift2 
-
move a,x:(r2)+ 
ns 
TooHigh 
move x:(r2),r4 
move #>$eO,n4 
nop 
move x:(r4)+n4,b 
move r4,x:(r2) 
move #>S30,n4 
imp TooHighR 
TooHigh2 
move x:(r2),r4 
move #>StU,n4 
nop 
move x:(r4)+n4,b 
move r4,x:(r2) 
move #>$30,n4 
imp TooHigh2R 
TooHigh3 
move x:(r2),r4 
move #>$f1!,n4 
nop 
move x:(r4)+n4,b 
move r4,x:(r2) 
move #>$30,n4 
imp TooHigh3R 
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TooHigh4 
move x:(r2),r4 
move #>$f9,n4 
nop 
move x:(r4)+n4,b 
move r4,x:(r2) 
move #>$30,n4 
jmp TooHigh4R 
Output 
move x:(r2),r4 
move #>$c3,n4 
nop 
move x:(r4)+n4,b 
move #$30,n4 
move r4,x:(r2) 
move r4,x:$705 
;Push r2, n2,m2 
move r2,x:$702 
move m2 ,x:$704 
move x:S705,r2 
move x:S707,m2 
rts 
nop 
nop 
end 
;Determine final phase of carrier waves - compensate for 
;Delay through pilot BSF in DENX2,ASM, 
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APPENDIXH 
PROGRAMME: CLOCK RECOVERY 
.***** ••••• **********.******.*** •••••••• ** ••••••••••••••••••••• ****. 
; * This prograrrune recovers a clock signal from a baseband 7PRS signal. * 
;. The PRS signal is decoded and the data is written to a data file on the host Pc. * 
.••••••••••••••••••••••••••••••••• * ••••••••••••••••••• ***** ••••• ** •• 
; •••••••••••••••• FILTER COEF ••••••••••••••••• 
;* Length => 118 * 
;* Memory => x:$200 .. $280 * 
; ... Pointer => rO * 
••••••••••••••••••••••••••••••••••••••••••••••• , 
; ••••••••••••••• DATA IN FILTER··············· 
;* Length => 118 * 
;* Memory => y:$200 .. $280 * 
; * Pointer => r4 ,m4 - Not Free * 
••••••••••••••••••••••••••••••••••••••••••••••• , 
; ••••••••••• DELAY BUFFER ••••••••••••••••••• 
; * Length => 9 * 
;* Memory => x:$300 .. $308 * 
;* Pointer => r3, m3, n3 - Not Free * 
.**** •••••••••••••••••••••••••••••••••••••••••• 
; ••••••••••••• LEVEL DETECTOR •••••••••••••• 
; * Length => 6 values * 
;* Memory => x:S290 .. $295 * 
;* Pointer => r1 - Not Free * 
.•••••••••••• *** •••••••••••• ***** ••••••••••••• 
; ______ ________ aaa_ a __ aaaa ______________________________________________ _ 
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opt fC,mu,s,w,mex 
Filt_Len EQU 118 ;Length of filter 
Shift_Len EQU 9 ;Shift value 
Learn EQU $053 
Temp EQU $052 ;Previous sample sine value 
Tel EQU $051 :Pointer for sample 
mask EQU $050 ;Saves the AlC mask value 
HSR EQU $ffe9 ;Host status register 
HDR EQU $ffeb ;Host data register 
CRA EQU $ffec ;Control register A 
CRB EQU $ffed ;Control register B 
PCC EQU $ffe1 ;Port C control register 
PCD EQU $ffe3 ;Port C direction register 
RX EQU $ffef ;Receive register 
TX EQU $ffeb ;Data to host 
TEST EQU $ffee ;AlC ready register 
WS EQU Sfffe ; Wait state register 
INT EQU $ffff ;Interrupt priority register 
ORG X:S200 
Coef ; coefficients are stored in reverse order, 
with h[N-l1 first, h[Ollast 
DC -528,536,406,298,164,16,-95, -124, -59,57,152,164 
DC 80,-56,-164,-179,-86,64,182,196,93,-71 ,-199,-212 
DC -99,78,215,228, 105,-85,-230,-242,-110,91,243,254 
DC 114,-97,-256,-265,-117,103,266,274,119,-108,-275,-281 
DC -121 ,112,281 ,285,121,-116,-286,-288,-120,119,288,288 
DC 119,-120,-288,-286,-116,121 ,285,281 ,112,-121 ,-281 ,-275 
DC -108,119,274,266,103,-117,-265,-256,-97,114,254,243 
DC 91,-110,-242,-230,-85,105,228,215,78,-99,-212,-199 
DC -71,93,196,182,64,-86,-1 79,-164,-56,80,164,152 
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DC 57,-59,-124,-95,16,164,298,406,536,-528 
begin 
org p:$OOOO 
jmp begin 
org p:$0080 
movep #O,x:WS 
ori #0/000000100,omr 
; ••• Set-up SS! control registers 
move #$4000,a 
movep a,x:CRA 
move #$3AOO,a 
movep a,x:CRB 
movep #SFFFF 1 E,y: SFFEO 
; ••• Set -up Port C control registers 
move #$OIFF,a 
movep a,x:PCC 
move #$OlOE,a 
movep a,x:PCD 
; ••• Set-up the interrupts and mask values 
move #$OOOO,a 
move a,x:INT 
move #$lOOO,rO 
move #$FFFCOO,b! 
move b 1 ,x: mask 
; Set zero wait states 
;Enable onboard ROM 
;Set-up value for SS! register A 
;Set-up SS! control register A 
;Set-up value for SS! register B 
;Set-up SS! control register B 
:Set AIC master freq . 
;Set-up value for Port C register 
;Set-up Port C control register 
;Set-up value for direction register 
;Set-up Data direction register 
;Disable interrupts 
;Set-up interrupt priority 
;Set-up mask value 
;Save mask value 
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;*** SET-UP TIffi AlC 
move #$ffi'fIf,b ; Value to inform AlC that it is to be 
;programmed. 
; *** Primary transmission for AlC control register 
priC 
btst #6,x:TEST 
jcc priC 
movep b,x:RX 
;Check ifDAC ready 
;If not goto priC 
;Else transmit programming value 
; *** Secondary transmission for AlC control register 
secC 
move #$OOC300,a 
blst #6,x:TEST 
jcc secC 
movep a,x:RX 
; *** Primary transmission for Counter A 
priTA 
btst #6,x:TEST 
jcc priTA 
movep b,x:RX 
; *** Secondary transmission for Counter A 
move #$Oa 1400,a 
secTA 
btst #6,x:TEST 
;Set-up AlC control register value 
;Check ifDAC ready 
;If not goto secC 
;Else transmit value 
;Test ifDAC ready 
:If not goto priTA 
;Else transmit programming value 
;Set-up counter A 
;Test ifDAC ready 
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jcc secTA 
movep a,x:RX 
; ••• Primary transmission for Counter B 
priTB 
btS! #6,x:TEST 
jcc priTB 
movep b,x:RX 
;'" Secondary transmission for Counter B 
secTB 
move #$366eOO,a 
btst #6,x:TEST 
jcc secTB 
movep a,x:RX 
; ••• Filter settling time 
move x:mask,xO 
do #255,sloop 
datai btst #6,x:TEST 
JCc datai 
and xO,b 
movep b,x:RX 
move #O,b 
sloop 
;InitValues 
move #$2000,r2 
movec #6,omr 
move #O,xO 
move xO,x:Temp 
move xO,x:Tel 
move #$300,r3 
;If not goto secT A 
;Else transmit sampling freq . value 
;Test ifDAC ready 
;If not goto priTB 
;Else transmit programming value 
;Sampling freq . of AlC (19200 Hz) 
;Test ifDAC ready 
;If not goto secTB 
:Else transmit sampling freq . value 
;Ioad xO with mask 
;Repeat 255 times 
;Test ifDAC ready 
;If not goto datai 
;Mask register b 
;Transmit register b 
;Clear register b 
;Enable onboard ROMS 
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move #S,m3 
move #$200,r4 
move #>SfaO,a :Set decision levels (0) 
move a,x:$290 
move #S276,xO ;(1) 
sub xO,a 
move a,x:S291 
move #$2ge,xO ;(2) 
sub xO,a 
move a,x:S292 
move #$294,xO ;(3) 
sub xO,a 
move a,x:$293 
move #$2ge,xO ;(4) 
sub xO,a 
move a,x:$294 
move #S276,xO ;(5) 
sub xO,a 
move a,x:S295 ;(6) 
MOVE #Filt_Len-l ,M4 ;use modulo arithmetic for circular buffer 
;CLEAR CIRCULAR BUFFERS 
move #O,xO 
stopelr 
do #llS,stopelr 
move xO,y:(r4)+ 
move #$200,r4 
;CLEAR X(N)-X(N-S) DELAY BUFFER 
res 
;lNPUTDATA 
do #9,res 
move xO,x:(r3)+ 
move #$300,r3 
do #4095,Spt 
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din 
btst #6.x:TEST 
jcc din 
movep x:RX,a 
movep #$O,x:RX 
do #1O,dev 
asr a 
dey 
move a,x:(r2)+ 
move a,x:(r3)+ 
move x:(r3),b 
;Input data through ACIA 
;Save data in acc. a 
;Acknowledge data received 
;Save raw data to x:(r2)+ 
;CALCULA TE TIME RECOVERY SIGNAL 
sub b,a #$lcO,yO ;Calculate x(n) - x(n-8) 
abs a 
sub yO,a 
move a,x:(r2)+ 
move a,y:(r4)+ 
;Filtering routine 
MOVE #Coef,RO 
NOP 
CLR A 
init A to zero 
X:(RO)+,XO 
get last coeff 
DO #Filt_ Len,_ endFIR 
;Take absolute value 
;Offset (by $lcO) 
;Write processed data to x:(r2)+ 
;Save value in Sipho buffer 
;Beginning of filtering routine 
Y:(R4)+,YO 
get last delay element 
MAC XO,YO,A X:(RO)+,XO Y:(R4)+,YO 
A = A + coeff*delay get next coeff get nex1 delay element 
_endFIR 
DO #Shift_Len,_Shift 
ASL A 
Shift 
move #>5000,b 
add b,a 
move a,x:(r2)+ 
; align to correct Q-notation 
;Write sine wave (clock signal) to x:(r2)+ 
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; Start of peak detector 
move x:Temp,yl ;Load xs(n-l) into yl 
move a,x:Temp ;Save xs(n) into x:Temp 
move x:Tel,b ;Beginning of TEL=O decision 
move #O,xl 
cmp xl ,b 
jeq Top ;Jump to Top since TEL=O 
cmp yl,a ;Determine if xs(n»xs(n-l) 
jsgt ClearTel ;Jump to Cleartel since xs(n»Xs(n-l) 
Output ; Output peak pulse o/p to host PC 
move b,x:(r2)+ ;Write peak value to x:(r2)+ 
move y:(r4)-,a ;Dummy move (dec r4) 
Spt 
move #$2000,r2 
Uitt ;Download decoded data to host 
btst #1,x:HSR 
jcc Viti 
move x:(r2)+,a 
move a,x:TX 
jmp Uitt 
Top ;Determine whether xs(n)<xs(n-I) 
cmp yl ,a 
jslt Sample ;Jump to TEL= I since xs(n)<xs(n-I) 
jmp Output ;Jump to peak pulse o/p 
ClearTel 
move #O,yl ;Set TEL=O 
move yl ,x:Tel 
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rts 
Sample ;Set TEL~ I, sample I and Q channels 
move #>I ,yl 
move yl ,x:Tel 
move #>6,nl 
nop 
move x:(r3)+n3,b 
move x:(r3)-n3,b 
move b,x:(r2)+ 
move #$960,xO 
add xO,b 
move #$290,rl 
nop 
move x:(rl)+,xO ;Deciding which level 
cmp xO,b 
jgt ValueD 
move x:(rl)+,xO 
cmp xO,b 
jgt Value I 
move x:(rl)+,xO 
cmp xO,b 
jgt Value2 
move x:(rl)+,xO 
cmp xO,b 
jgt Value3 
move x:(rl)+,xO 
cmp xO,b 
jgt ValueO 
move x:(rl)+,xO 
cmp xO,b 
jgt Value I 
move #>2,b 
Value ;Read dibit value to host PC 
move b,x:(r2)+ 
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ns 
ValueO 
move #>O,b 
jrnp Value 
Value I 
move #>l ,b 
jrnp Value 
Value2 
move #>2,b 
jrnp Value 
Value3 
move #>3 ,b 
jrnp Value 
end 
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